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ABSTRACT
The purpose of this thesis is to further William Wong's work
in controlling the same experimental variable mutual reluctance
machine. The complexity of the microprocessor based system and
the accompanying software is increased beyond that used in the
Wong implementation. Sense coil waveform detection of a new
phase arrival generates an external interrupt to the
microprocessor. Software programs using only position feedback
and both position and velocity feedback that allowed independent
speed and current level control were implemented. Current level
control allows torque adjustment for different loads. Current
level control is implemented by having a microprocessor informed
DAC - op amp combination supply a reference voltage to one
comparator input terminal while the voltage across a sensing
resistor is supplied to the other comparator terminal. The
current level at which the field transistor is turned off and the
minimum and maximum levels that the phase currents are chopped
between are controlled in this manner. Speed control is achieved
by variation of a time delay between new phase detection and new
phase switching. An excellent linear correlation was found to
exist between the time delay and 1/speed. Speed control via
continuous phase current adjustment was also implemented but
worked only over a very narrow speed range. Finally, a program
outputting phase duration counts onto LEDs allowed acceleration
profiles to be obtained.
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CHAPTER 1 INTRODUCTION AND LITERATURE SURVEY OF STEP MOTOR SPEED
CONTROL
1. Introduction
A 15 pole, 4 phase, variable mutual-reluctance machine was
designed by Professor Richard Thornton, and an experimental model
was built by Pipat Eamsherangkoon.1,2 This stepper like motor
had a field winding and four phase windings -- A, B, C, and D.
The phase windings A and C were wound in the same position but in
opposite directions and likewise with phases B and D. A unipolar
drive scheme was used because of its simplicity. Four sense
windings were wound in the same manner as the phase windings so
that the voltages across the sense windings were proportional to
those across the phase windings.
William Wong, after making some modifications to the motor,
used an INTEL 8748 microprocessor based motor drive that in a
closed loop system determined position by voltage sensing across
the sense windings, controlled choppers for current regulation in
the motor phases, and performed switching of the phases. A three
stage control program was used to bring the motor up to high
speed with two phases on control, but the software program did
not provide for variable speed control, and the chopper control
was rather crude in that after the initial switch on time for a
phase the duty cycle was kept constant.3
The purpose of this thesis is to further William Wong's work
by implementation of current level control and speed control
based upon the variation of a time delay between new phase
detection and new phase switching. In addition, LEDs on which
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acceleration profile information can be outputted are provided.
The complexity of the microprocessor based system and the
accompanying software is increased beyond that used in the Wong
implementation. A photograph of the constructed circuit is shown
in Figure 1.1.
2. Literature Survey of SteD Motor Seed Control
2.1 Open Loop Control
If only limited performance is desired, stepping motors can
be run open loop with phase switching pulses being given to the
drive circuitry at carefully predetermined intervals. The step
motor runs in synchronism with the pulse train provided that the
motor can supply the needed torque and resonance problems are
avoided. These resonance problems are related to the resonant
frequency of the rotor. Periodic excitation of the rotor at its
resonant frequency or some submultiple of it will reinforce the
resonance and result in a loss of position synchronism, or a
complete absence of motion, if insufficient damping is present.
To prevent loss of synchronism during acceleration due to
resonance points, it may be necessary to increase load inertia,
increase load friction, or use a mechanical or viscous-inertia
damper.4,5
The maximum rate at which a step motor may be started or
stopped depends upon both the frictional and inertial loads.
This information is usually presented in the form of a start-stop
family of curves, where each curve represents a different value
of load inertia, and torque is plotted against the stepping rate.
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In many cases the stopping rate of the motor is slightly greater
than the starting rate. This is to be expected since friction
hinders acceleration but aids in deceleration. The final steady
state speed that can be achieved is given by a curve of torque
versus speed known as a slew curve. Since the inertial load of
the rotor will only affect the amount of time required for the
motor to reach the final steady state speed and not the value of
the final speed, the final speed that can be achieved will be a
function of the frictional load but will be independent of the
inertial load.
In general, the shape of the acceleration or deceleration
ramp given to a motor in open loop control is optimally
determined by the slew curve for a given motor and driver
combination. At a given speed, if the frictional load torque is
subtracted from the torque on the slew curve, then the torque
available for accelerating the load is determined, and the
maximum acceleration possible is given by the available torque
divided by the sum of the rotor and load inertias. Since
available torque falls with speed, the rate of acceleration must
decrease. Likewise, the pace of deceleration should start slow
and then continue at a quicker pace. The ideal deceleration ramp
will be a mirror image of the ideal acceleration ramp. If the
torque were constant with speed, then the optimum acceleration
curve would be a linear ramp. If torque were to decrease rapidly
with speed, then an exponential(or a curve close to an
exponential) ramp might be optimal. In practice, linear ramps
should be used if torque drops off only very slowly with speed,
but exponential ramps should be used if torque drops off rapidly
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with speed.4
2.1.1 An Example of a Microprocessor Based OQen Loop
Control Scheme
An Intel 8080A microprocessor was used by Lafreniere to
control pulses to a step motor motor driving a constant load in a
computer output recorder. Time periods between motor pulses were
controlled using time interval values stored in an
acceleration/deceleration table. The table was optimized by
running various profiles and saving a copy of the table that
produced the optimum profile. Acceleration was accomplished
using one linear segment and deceleration was accomplished using
one to three piecewise linear segments as shown in Figure 1.2.
The necessary parameters used to generate the
acceleration/deceleration tables were:
1. Start frequency(in steps/sec)
2. Maximum frequency
3. Acceleration slope(steps/sec2)
4. Deceleration slope 1
5. Deceleration slope 2
6. Deceleration slope 3
7. Stopping frequency
8. Deceleration frequency 2
9. Deceleration frequency 3
The stopping frequency had to be carefully chosen to obtain good
settling characteristics.
The lowest stepping rate required was 200 steps/second and
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for stepping at 200 steps/second each pulse had to be 5
milliseconds apart. In order that one eight-bit byte would
represent 5 milliseconds, each count had to be equal to 5
milliseconds divided by 255 or approximately 20 microseconds.
Thus, the number of counts stored in a byte represented the
number of 20 microsecond delays required. Acceleration values
were calculated from the equation:
D = 1/(((A x S) + Fo)(I)) (1)
where
D = delay count
S = step number(S = 0 to N)
A = acceleration slope in steps/sec 2
Fo = start frequency in steps/sec
I = delay increment(20 microseconds)
The required table length was determined by the equation:
S = (Fm - Fo)/A (2)
with
Fm = maximum frequency
S = steps required to reach maximum frequency
Fo = start frequency
A = acceleration slope in steps/sec 2
Deceleration tables were calculated in a similar way by
going back from the stopping frequency toward the highest step
rate.
In running the program instruction execution times are taken
into account in setting the time delays. If the number of steps
to be moved is sufficiently large, the acceleration table values
will be used until maximum speed is achieved. If deceleration is
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performed from maximum speed, then the microprocessor simply runs
through the deceleration table. However, if maximum speed is not
achieved by the point at which the number of steps remaining is
equal to the number of steps in the deceleration table, then
acceleration will continue only as long as the new acceleration
frequency is less than the initial deceleration frequency that
would be used for the remaining number of steps. When the
initial deceleration frequency that would be used for the
remaining steps is less than the new acceleration frequency, then
the deceleration table is used for the rest of the steps. 6
Miyamoto and Goeldel in similar work noted that the use of a
general acceleration/deceleration table became less optimal as
the number of steps decreased, and so used different tables for
different small step increments. They calculated the best
acceleration profile with a computer simulation that compared the
motor response over a small time increment with the present phase
remaining on versus the response obtained if the next phase was
switched on. The simulation chose the sequence yielding the
higher velocity and used it to establish initial conditions for
the next time interval. 7
2.2 Closed LOOp Control
Step motors realize only limited performance in the open
loop mode since there is no way to tell if the motor has missed a
pulse or if the speed response is too oscillatory. If the input
pulses arrive at too large a frequency, the motor may fail to
follow. Great improvement of step motor performance can be
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realized by using positional feedback and/or velocity feedback to
determine the appropriate phase switching in relation to the
rotor position. Closed loop control permits such improvements as
more accurate position control, much higher speed control, and
more constant speed control.
Closed loop control schemes traditionally use mechanical to
electrical position transducers to provide feedback information
of position and possibly velocity. Slotted disc tachometers with
photoelectric sensors and permanent magnets mounted on the rotor
with permanent magnet pick-up sensors on the stator are two
commonly used schemes. Other schemes involve d and ac
tachometers, ac synchros, and potentiometers. In traditional
closed loop control the motor is started initially with one pulse
from the input command, and the following pulses are generated
from the encoder assembly.
Recently closed loop motor systems have been implemented
that use waveform detection; that is, feedback pulses are
generated by a waveform detector. A waveform detector has
obvious advantages over traditional encoders. The waveform
detector can be completely an electronic device without any
moving parts. Thus, it need not be mechanically linked to the
motor. The motor could, therefore, be located out in a harsh
environment with a detector, drive circuitry, and power supplies
stowed away in a more favorable location.
The literature read showed only lead angle variation being
used as a method of speed control in closed loop systems that
employed waveform detection schemes. However, four other methods
of closed loop speed control have certainly been used on other
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occasions:
1) Voltage regulated control increases speed by increasing
voltage. In addition to feedback which does the phase to phase
switching, feedback control of velocity is used for regulating
the voltage. Proportional velocity feedback is used to reduce
the system's time constant and integral velocity feedback can be
used to reduce the steady state error in velocity. Such a scheme
is less efficient than other speed control schemes.
2) A chopped voltage control of speed can be performed by
varying the switching ratio, the fraction of the total time the
voltage is on. As with voltage regulated control, proportional
and integral feedback may be employed. A nonlinear element
should be put in the feedback loop so that the system does not
try to drive the switching ratio higher than unity.
3) Bang-bang control whereby zero voltage is applied if the
speed is too high and full voltage is applied if the speed is too
low can also be used for speed control. However, such a scheme
demands a continuous and accurate velocity feedback.
4) Finally, phase lock loop techniques may be used for speed
regulation.
2.2.1 Waveform Detection
The waveform detection schemes implemented to date have all
involved the detection of peaks -- either maxima or minima -- or
zero crossings. To a fair extent the work has been experimental
rather than analytical -- motor waveforms have been observed and
only afterwards related back to rotor position and justified
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analytically. Waveform detection schemes must be specifically
tailored to the particular motor, driving circuitry, driving
scheme, and operating conditions under consideration. In some
work on variable reluctance step motors Kuo and Cassat found, for
example, peaks that were present at low and high speeds but
disappeared at medium speeds.8 Kuo, Lin, and Goerke found a
scheme in a permanent magnet step motor that worked by detecting
phase peaks in one-phase-on operation, but this scheme could not
be implemented in two-phase-on operation.9 Often one waveform
must be used for starting the motor and low speed operation and
another waveform must be used for high speed operation. The
detection schemes were complicated by the fact that switching of
motor phases led to transients or noise that would lead to false
detections if they were not ignored. This has been done by
ignoring any detections for a predetermined interval around
switching. In a closed loop control scheme used by Kuo, Lin, and
Goerke a second noise rejecting circuit was also used to blank
out false pulses caused by voltage peaks that were generated when
the rotor was oscillating about the detent position when the
motor was running at a low speed or coming to a stop.9
Peak detection of waveforms can be implemented either by a
sample-and-hold circuit or by a differentiation circuit. A
sample-and-hold circuit samples the waveform at a high rate, and
when the present sample magnitude is less than the previous
sample magnitude, the circuit interprets this as a peak
detection. A differentiation circuit consists of an op-amp
connected as a differentiator followed by a zero crossing
detector. Kuo, Lin, and Goerke found the peak detector to be the
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most critical element in the controller. Inappropriate pole
placement in the differentiator design would cause improper
operation of the controller.9 Likewise, Unger noted that a
better peak detector would have improved the operation of his
system.1 0
Either voltage or current sensing can be used to provide
detections. In sensing a current, the current must be converted
into a voltage. This is performed by putting a small resistor of
known value in the current path and measuring the voltage
developed across it. Since the resistor will increase power
dissipation and hence reduce the motor efficiency, its value
should be kept as small as possible. While either current peak
sensing or voltage peak sensing schemes may be used, voltage peak
sensing schemes have the advantage that dead zones do not occur
in the voltage waveforms if suppression diodes are used. Because
of the positive forward bias voltage of the suppression diode, a
dead zone may be present in the current waveform under low
stepping rates. This dead zone in the current waveform could
cause false detection errors.9
2.2.2 Speed Control via Le Angle Variation
The waveform detection closed loop schemes that controlled
speed did so by variation in the lead angle, the angle in advance
of a particular equilibrium position at which the corresponding
phase is turned on. Much of the literature uses the
complementary concept of switching angle or feedback angle rather
than lead angle. The switching angle is the angle the rotor
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moves from an equilibrium position before receiving its first
feedback pulse. If the switching angle is a degrees, after the
initial starting pulse to the motor, the second pulse and all
following pulses are sent after a degrees of motion from the
equilibrium position. If the step angle is R degrees, then a
switching angle of a degrees corresponds to a lead angle of 2R-a
degrees.
If currents were instantaneously established and decayed
instantaneously, the same lead angle would produce maximum torque
at all speeds, but obviously currents take time to buildup and
decay. While the time required for current to buildup represents
only a small distance at low speeds, this time represents a
larger distance at higher speeds. Thus, the lead angle must be
increased to increase speed. As speed increases, the maximum
torque that can be produced must decrease due to increases in
impedance and back emf.l Thus, the maximum torque decreases at
increased speeds, and the lead angle that produces the maximum
torque increases. At low speeds small lead angles will produce
more torque than large lead angles, but at high speeds large lead
angles will produce more torque than small lead angles. Usually,
a step motor operates at lead angles between 1 and 2.5 steps,
with larger lead angles resulting in higher speed but lower
torque. In a four phase step motor, the maximum speed is
achieved at a lead angle of about 2.5 steps. 1 2 Usually, as the
lead angle nears three steps, the speed will fall and eventually
the motor will stall. It must be remembered that the assumption
of constant speed operation is only valid if the average torque,
which is a function of lead angle, is counterbalanced by the drag
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torque, including the coulomb frictional and viscous frictional
torque, which is exerted on the rotor. The lead angle is
adjusted in order to achieve this.
Average torque as a function of switching angle for constant
speed operation has been calculated analytically. Tal calculated
the average torque = (1/2x)~Tg(G)de (3)
where = electrical angle and Tg(O) = generated torque for
constant speed operation as a function of switching angle for
two-phase bifilar wound permanent magnet stepping motors with
two-phase-on constant voltage excitation and for three-phase
permanent magnet stepping motors with one-phase-on constant
voltage excitation. By taking a derivative, he then found the
switching angle that maximized the average torque at a given
speed and the resulting value of the maximum average torque. 13
Kuo used the above method and the principle of time
continuity of flux linkages to calculate torque-speed curves for
various switching angles that could be obtained in a two-phase
bifilar wound permanent magnet step motor under various drive and
control schemes. In addition to calculating the maximum average
torque, he calculated the minimum average torque that could be
used for stopping the motor. Specifically, chopping, bilevel,
and two-phase-on control schemes were considered. A chopping
drive was approximated by assuming that the chopper kept currents
at a constant level. As expected, the magnitude of the maximum
average torque for two-phase-on excitation was 20.5 times greater
than for one-phase-on excitation, but oddly enough his
calculations also showed that a bilevel drive resulted in only a
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slight improvement in the torque produced in the one-phase-on
scheme at low and medium speeds and actually decreased torque
produced at high speeds.14 Kuo, Lin, and Yen calculated torque-
speed characteristics in three phase variable reluctance stepping
motors using one-phase-on drive with constant voltage for
different switching angles.1 5
The waveform figure used for detection must be sufficiently
in advance of the equilibrium position of the switched on phase
to provide a large enough lead angle to maintain the maximum
desired speed. Smaller lead angles and hence lower speeds are
achieved by adding in an electronic time delay between the time
that waveform feature detection occurs and the time that phase
switching occurs. Thus, by increasing the electronic time delay,
the steady state speed is lowered.
Lead angles that incorporate time delays have distinct
advantages over fixed reference lead angles without any time
delays. The electronic time delay results in better acceleration
characteristics. Since the time delay corresponds to a smaller
distance at low speeds, the effective lead angle is larger until
the final speed is achieved, and at speeds above some low level
that is quickly reached, the larger lead angles produce a higher
torque that accelerates the motor more rapidly. Likewise,
electronic time delay also provides the motor with better
deceleration characteristics. In addition, electronic time delay
makes the motor speed less dependent upon load variations. For
example, if the load is increased, speed tends to decrease, so
the rotor moves a shorter distance during the time delay, so the
lead angle increases, tending to increase the speed, thereby
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partially offsetting the effect of the load increase.1 2'1 6
In an optical detection system the angle of detection, the
lead angle with no time delay, is always constant. This need not
be the case in a waveform detection scheme. In one waveform
detection scheme the angle of detection increased from 2.1 steps
to 2.4 steps as the motor speed increased. The motor will
operate properly as long as the curve of the detection angle
versus steady state speed has a positive or zero slope. With
such a curve, when the motor is loaded, the speed will be reduced
and hence the lead angle is reduced. This is a welcome outcome
since the smaller lead angle will produce a greater torque to
apply to the load. A curve of detection angle versus steady
state speed with a negative slope would not work, since applying
a heavier load would slow the motor down and thus increase the
lead angle so that less torque would be available, and eventually
the motor would stall.1 7
In control schemes with encoder feedback control, such as an
optical scheme, the injection of extra pulses may be used to
achieve a lead angle greater than two steps. In control schemes
with waveform detection this would be analagous to the use of a
small angle of detection using one waveform feature at low speeds
and a large angle of detection using another waveform feature at
high speeds. In both cases a larger lead angle causes a higher
speed.8
2.2.U Seed Control wit Traditional Logic Circuitry
Using traditional logic circuitry, the lead angle can be
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varied via the use of a "fixed-unit time delay speed controller."
The speed controller is composed of three main parts: a speed
comparator, a time delay selector, and a time delay. The speed
comparator compares the time taken to perform a motor step with
the desired step period and decides whether or not the average
speed over the last finished step is too fast or too slow. If
the average step speed is too slow, the time delay selector
adjusts the time delay for the next feedback pulse to be one
fixed time unit less than the preceding time delay. If the
average step speed is too fast, the time delay selector adjusts
the time delay for the next feedback pulse to be one time unit
greater than the previous time delay. Because the time delay can
only be adjusted by one time unit after each feedback pulse, a
tradeoff exists between the accuracy or fine tuning of the steady
state speed and the time taken to achieve the steady state speed.
A "variable-unit time delay controller" that uses a time delay
increment which is proportional to the error in speed can be used
to avoid this tradeoff but only at the expense of more
complicated electronic circuitry if traditional logic circuitry
is used. 12
Yackel has given the complete circuit diagram for one
particular implementation of a fixed-unit time-delay speed
controller. A network of gated one-shots can produce a delay of
up to 70 fixed units with each unit being equal to 25
microseconds. 18
2.2.4 icroDrocessor Control of Acceleration.
Deceleration. and Constant Speed
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Complex step motor control schemes require specially
designed logic circuitry that is usually expensive and time
consuming to construct. By using microprocessors complicated
control algorithms may be implemented without complex logic
circuitry at a lower cost.
B.H. Wells used an Intel 8080 microprocessor with a two
microsecond cycle time to implement acceleration and deceleration
algorithms on a three phase step motor with a feedback system
using two photoelectric sensors and a slotted disc in an encoder
arrangement. Speed was determined by the time between encoder
pulses. For either acceleration, deceleration, or constant speed
operation the microprocessor would perform four basic tasks for
each motor step:
1. Delay a specified amount of time past an encoder interrupt of
the microprocessor. The delay was calculated during the last
step.
2. After the delay is over, send a pulse to the motor driver
card.
3. Calculate the delay for the next step.
4. Wait until the next encoder interrupt which will restart the
sequence.
To provide maximum acceleration, an algorithm is used
to provide the motor with maximum torque at all times. With
instantaneous buildup and decay of current, a switching angle of
0.75 times the step angle(or a lead angle of 1.25 steps) would
produce maximum forward torque in a three phase step motor.
However, the current has finite buildup and decay times, and the
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finite buildup time must be included in the acceleration
algorithm. The acceleration algorithm is:
1. Measure the time for the present step.
2. Predict time for the next step(TN).
3. Delay = 0.75(TN)-buildup time
To predict the time for the next step, the following
equation is used:
Tk +l = Tk + a(Tk - Tk-1) (4)
Changing the value of the constant will change the degree of
curvature. However, in order to implement an acceleration
algorithm, a modification of equation (4) is necessary. If the
time for the next step is predicted, then actually it is the time
for the present step that is currently underway that is being
predicted. To solve this problem an algorithm that predicts two
steps in advance is used:
Tk+2 = Tk + a((a + 2)(T k - T1) (5)
Experimental data showed a(a + 2) = 0.5.
For low speed operation utilizing large switching angles,
the execution order of the four basic steps could be rearranged
as follows:
1. Calculate the delay for the next step once an encoder
interrupt is received.
2. Delay the specified amount of time just calculated.
3. After the delay is over, send a pulse to the motor driver
card.
4. Wait until the next encoder interrupt which will restart the
sequence.
While this rearrangement of the four basic steps does not
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allow a small enough switching angle for maximum speed operation,
it has the advantage of requiring that step times be predicted
only one step in advance rather than the two step in advance
prediction that must be used with the first ordering given for
the four basic steps. This, of course, improves the accuracy of
the prediction.
For the first three steps, the two step in advance algorithm
cannot'be used. Two alternative measures can be used. First,
encoders can be used to generate a suitable switching angle.
Secondly, if the load is not subject to much variation, delays
can be preselected. For the third stop delay, the time value for
the first step could be included in a calculation.
Because deceleration took a much smaller portion of the
total time than acceleration, Wells used a simple deceleration
scheme. By skipping one pulse and setting the delay to a
constant, the lead angle was changed from about two
steps(depending on the speed) to less than one step. When the
motor had been decelerated, the delay was set to zero in order to
provide a one step lead angle for slow constant speed.
Wells proposed but did not implement an algorithm for
constant speed control. One 8 bit byte is used to specify the
speed in steps/second divided by 10. A speed from 10 to 2550
steps/second is specified. A nominal delay is calculated for the
specified speed. The unloaded speed versus switching angle curve
is represented by a linear approximation. For the motor used the
linear approximation is:
a = 9.4 - (0.00571)(l/T) (6)
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with a = the switching angle and T = sec/step. Also:
delay = (Ta)/15 (7)
with 15 the number of degrees/step.
By algebra this yields:
delay = 0.627T - 3.81 x 10 - 3 (8)
If one computer unit - 0.8 x 10-6 second, then:
delayA = 0.627T - 476 (9)
or
delayg = (7.84 x 104 /(speed/10)) - 476 (10)
A processor can perform this calculation before the motor is
set in motion. After the nominal delay is calculated, the motor
is accelerated until the acceleration algorithm calculates a
delay less than the nominal value, and from this point on a
special error routine is used instead of the acceleration
routine. The error routine provides an adjustment in the delay
proportional to the difference between the measured and desired
speeds so as to minimize the error. The following control law is
suggested:
delayk+2 - delayk+l = a(Tn - Tk) (11)
where 0<a<0.617 in order to insure stability and Tn is the
desired time for each step.1 9
2.2.5 Phase Superposition
Phase superposition refers to the overlap of phases or the
extent to which phases are turned on simultaneously. Wetter,
Jufer, and Imhof defined the rate of phase superposition as
ks = (ts/T)(100) (12)
with t = time of superposition, the time phases are turned on
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simultaneously, and T = the interval between two phases switching
on or T = 1/f where f = steps/second.
If P phases are present, ks = -100% if all phases are off
and ks = (P-1)(100%) if all phases are o In a four phase motor
ks would be:
-100% for all phases off
0% for one phase on
100% for two phases on
200% for three phases on
300% for four phases on
By varying the phase overlap any particular percentage between
-100% and 300% could be achieved.
The rate of phase superposition yielding maximum torque was
found to vary from one frequency to another. For a definite
fixed load, the superposition rate that minimized speed
oscillations or maximized dynamic stability was not necessarily
the same as that resulting in maximum torque.2 0
2.2.6 Specific Schemes Implemented or Simulated
Singh and Kuo did a computer simulation of a single stack
four phase variable reluctance stepping motor using dual voltage
drive that drove the printhead in a high-speed impact printer
system. After an excursion of an even number of steps ranging
from 2 to 100, the printhead had to come to rest in a fully
damped manner with a tolerance of about seven percent of a motor
step within 30 milliseconds. The simulation was performed by
integrating six nonlinear equations for the motor using the
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fourth-order variable-step size runge-kutta method. The
simulation was accomplished via seven steps:
1. The best switching angle for acceleration was determined.
2. The number of steps after which deceleration started was
determined.
3. The best switching angle for deceleration was determined.
4. Either (a) the number of steps after which the switching
angle was changed for low velocity operation was determined or a
probably better method (b) the proper motor speed at which to
change the switching angle for low velocity operation was
determined.
5. The low velocity switching angle was determined.
6. The pulse to the last step was inhibited with delayed last
step damping.
7. At low velocity indicating near peak overshoot the last pulse
was given.
The motor came to a uniform low speed mode before the
command to stop so that a single damping scheme was possible for
all step increments.21
Frus and Kuo ran a three phase single stack variable
reluctance step motor in the one-phase-on scheme using detection
from a waveform in the on-phase mode. 17
J.D. Unger used parameters in the current waveforms of a
three phase variable reluctance step motor in the one-phase-on
scheme to determine the damping delays needed for optimum damping
using an electronic backphasing scheme. A "position" peak that
occurred in the current waveform of one phase exactly when the
rotor crossed the detent position of another phase provided the
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initial information needed for damping. It told the system to
begin the damping process. The time difference between the
"position" peak and a peak in another phase current following
shortly thereafter was found to vary with load, so the time
difference between these two peaks provided information that told
how much time should pass after the "position" peak until a
backphasing pulse was applied. The duration of the backphasing
pulse was kept constant to avoid circuit complexity, but
modifying it would have yielded some damping improvement.1 0
Kuo and Cassat, working with a three phase variable
reluctance step motor, developed a control scheme for one-phase-
on operation by detecting current peaks in the phases. First-off
mode detection was defined as detection of a waveform feature in
a phase that was on during the last cycle and second-off mode
detection was defined as detection of a waveform feature that was
on two cycles ago. It was found that peak detection in the on-
phase current was difficult to predict and not advisable, for
even if peaks were found at low and high speeds, they might
vanish completely at medium speeds. The first-off mode was
usually reliable at all speeds and recommended for closed loop
control. The second-off mode could only be used after the motor
was brought up to speed, but had the advantage of sometimes
allowing higher speeds. Switching the waveform detection from
the first-off mode to the second-off mode is analagous to the
injection of an extra pulse in a closed loop scheme with an
encoder and optical detection.8
Pittet and Jufer used as feedback detection of a zero in a
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current difference to achieve closed loop control of a one phase
stepping motor. They have referred to such closed loop control
as self-synchronization.2 2
Mckee used current feedback from the on-phase of a three
phase variable reluctance step motor to achieve load adaptive
damping of single steps using electronic backphasing. The height
of the current waveform was found to be inversely proportional to
the square root of the inertia. As the height decreased, both
the optimal time after the peak to begin the backphasing pulse
and the optimal duration of the backphasing pulse increased
exponentially. The correct timer intervals for optimal damping
are achieved by application of a scaled version of the amplitude
of the peak to the timer's RC network. This is possible because
the pulse width of the timer increases exponentially as the
voltage decreases; that is, the relation is fortuitously similar
to those between the amplitude height of the local peak and the
two timer parameters.2 3
Lin, Kuo, and Goerke found three waveform detection schemes
that coud be employed in a bifilar-wound four phase permanent
magnet step motor. The voltage waveforms across the phase
windings exhibited detectable peaks, a positive peak in the
first-off mode and a negative peak in the third-off mode, at
practically all speeds. A closed loop scheme was developed that
was based on detecting the first positive peak in the first-off
mode. Current waveforms had detectable peaks at low speeds, but,
unfortunately, at high speeds peaks did not not always appear in
one specific phase. However, detectable peaks could always be
found in the difference between currents in opposite phases, such
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as ia-ic or b-id,, if the two phases were in the first-off and
third-off modes. This control scheme based on current
differences was successfully implemented in the one-phase-on
scheme, but because of the existence of some unknown parameter
could not be implemented in the two-phase-on scheme. Finally,
detent positions of a permanent magnet step motor were detected
by sensing the zero crossings of the back emf generated by the
permanent magnet flux linkage while the rotor was turning. The
voltage across phase a was written:
Va = Raia + dXa/dt (13)
with Xa being the flux linkage of phase a which was expressed as
Aa = Laia - Lcic + KlcosO (14)
with La and Lc the average inductances of phases a and c, K1 the
maximum flux linkage due to the permanent magnet, and e the rotor
position in electrical radians. Taking the derivative of
equation (14):
dka/dt = L[(dia/dt) - (dic/dt)] - Klosin9 (15)
where L = La = Lc and ( = d/dt.
Then using simple algebra on equations (13) and (15)
KlwsinO = L[(dia/at) - (dic/dt)] -Va + Raia (16)
KlwsinO was defined as the back emf generated by the permanent
magnet and was obtained by using the appropriate op-amp network
on measurements of Ld(ia-ic)/dt], Va, and Raia-
By similar manipulations a back emf waveform of the type
-KlwcosO can be obtained with phase B and phase D. In theory a
pair of measurements of KlsinO and -KlwcosO could have been used
to uniquely determine the rotor position, but in practice the
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amount of switching noise did not allow this to be done, so zero
crossings were detected to show rotor detent positions. For
operation over a wide speed range, zero crossings of the first-
off and second-off modes were used. However, when the motor was
started, because the speed was very low, there were no detectable
zero crossings in the off-mode waveforms, so the peak of the on-
phase back emf was used for starting the motor. This peak in
wsin has the advantage of showing load-adaptation
characteristics. The back emf detection scheme has the advantage
over other waveform detection schemes of being invariant under
different drive schemes. Both one-phase-on and two-phase-on
drives yield the same back emf waveform. This scheme has the
disadvantages of requiring a complex controller and placing an
upper limit on the steady state speed due to noise occupying an
increasing portion of the back emf waveform at higher speeds due
to an increased frequency of switching between the phases in this








SnmS M STUt SmIS RU o
(EScuuTs) (agefL)
Figure 1.2 Acceleration/Deceleration Profile Used by Lafreniere
31
CHAPTER 2 OVERALL CIRCUIT DESIGN ISSUES
1. The Three Phase States Encountered During Choping
Suppose phase D is being chopped on and off. The resulting
phase B and D current waveforms are shown in Figure 2.1. The
three states of voltage and current situations existing in the
field and phase coils are shown in Figures 2.2a - 2.2c.
When phase D is chopped off, an opposite current of nearly
equal magnitude appears in the reverse coupled phase B. When
phase D is off, the phase B current and the field current are
being returned to the voltage supply through a diode in antipar-
allel with the field coil.
When phase D is first switched on, by reverse coupling it
almost immediately assumes a value equal in magnitude to that of
the phase B current at the end of 3, the interval of reverse
current flow. During l the phase D current is less than the
field current. As the phase D current increases, less of the
field current flows through the diode antiparallel to the field
coil and more flows through the phase D coil. 1l ends and 2
begins when the value of the phase D current becomes equal to the
value of the field current. During 2 the phase D current is
equal to the field current and the diode antiparallel to the
field coil is off. Since approximately the entire supply voltage
is across the phase D coil during l, while during 2 the supply
voltage is spread across both the field and phase coils, the
phase D current rises more quickly during v1 than during 2.-
With a duty cycle of 0.5, iB will decay all the way to zero
producing an interval of zero torque, so the duty cycle should be
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kept greater than 0.5.
2, Position Detection by Sense Coil Voltages
VD = LDDd(iD)/dt + LDF(O)d(iF)/dt + iFwdLDF(O)/dO
represents the voltage across phase coil D in T1 and 2 when
phase current flows only through the D coil. Likewise,
VF = LFFd(iF)/dt + LFD(O)d(iD)/dt + iDwdLFD(O)/dO
represents the voltage in the field coil in 1 and 2- When
phase current flows only through the D coil during '1 the
additional constraint VF = -VDON is present. At startup the
terms containing are very small and may be ignored. So at
startup during l
LFFd(iF)/dt + LFD(O)d(iD)/dt = -VDON
Noting that LFD(G), a sinusoidal function of position, can be
either positive or negative, LFF is always positive, and VDON is
close to zero, it is seen that during l d(iF)/dt at startup can
be either positive or negative.
VB = LBBd(iB)/dt + LBF(O)d(iF)/dt + iFwdLBF(e)/de
represents the voltage across the phase B coil during 3 when
phase current flows only through the B coil. Likewise,
VF = LFFd(iF)/dt + LFB(O)d(iB)/dt + iBwdLFB(O)/dO
represents the field coil voltage during 3 when phase current
flows only through the B coil. VF = -VDON during 3, so at
startup during 3
LFFd(iF)/dt + LFB()d(iB)/dt = -VDON
Noting that LFB( 9), a sinusoidal function of position, can be
either positive or negative, LFF is always positive, and VDON is
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close to zero it is seen that during T3 d(iF)/dt at startup can
be either positive or negative.
Because the diode antiparallel to the field coil is off
during 2, d(iF)/dt must always be positive during 2- In
conclusion, at startup d(iF)/dt is always positive during 2 but
can assume either polarity during l or 3. This is verified
experimentally by repetitively switching a single phase while the
motor shaft is slowly turned manually.
Rather than sensing directly from the phase coils, sensing
is actually performed on separate sense windings, which are wound
in the same manner as the phase windings so that the voltages
across the sense windings are proportional to the voltages across
the phase windings. This is done so that the voltage swing on
the sense windings will be within the -5 to +5 volt range of the
comparator. If sensing had been performed directly from the
phase windings, positive and negative comparator input voltage
limits larger than the 20V used to supply the field and phase
coils would have been needed, and positive and negative supply
voltages greater than 20V would have been needed to power the
comparators.
When chopping is being performed on a given phase, waveform
detection is performed on the following phases's sense coil
voltage. Hence, when A-B-C-D-A activation is employed, when
phase D is being chopped sensing will be done on sense coil A to
detect the arrival of phase A. Crossings of the sense voltages
from negative to positive polarity cause detections, so phase D
is turned off and phase A is turned on when the polarity of the A
sense voltage becomes positive.
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The voltage across the phase A coil is:
VA - LAAd(iA)/dt + LABd(iB)/dt + LACd(iC)/dt + LADd(iD)/dt +
LAF(e)d(iF)/dt + iFwdLAF(e)/dG
LAB and LAD are small and since sensing is only done in phase A
when phase A and phase C have been turned off long enough for the
A and C phase currents to have decayed to zero, then diA/dt = 0
and diC/dt = 0 during a phase A sensing. Then when sensing phase
A:
VA = LAF(e)d(iF)/dt + iF,,dLAF(e)/de
At startup when the field transistor is turned on and the
entire supply voltage falls across the field coil giving a large
d(iF)/dt, the polarities of the LAF()d(iF)/dt, LBF()d(iF)/dt,
and LDF(O)d(iF)/dt voltages are sensed to indicate the initial
position. After the initial sensing at turnon, before the motor
picks up speed and the iFdLAF(0)/dG term predominates over the
LAF(e)d(iF)/dt term, sensing must only be performed on phase A
just before phase D is chopped off, that is, during 2 when the
field current is equal to the phase D current. As previously
discussed, d(iF)/dt is always positive during r2 but can be of
either polarity during 1l or 3. Thus, the LAF(e)d(iF)/dt term
only conveys positional information during the 2 interval.
Torque for phase A, TA = iAiFdLAF(e)/dO, becomes positive
180 degrees before the equilibrium position for phase A. Thus,
the iFwdLAF(O)/dO term becomes positive at the same time the
torque becomes positive, 180 degrees before the equilibrium
position. The LAF(O)d(iF)/dt term becomes positive only at the
start of the second half of the positive torque interval for
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phase A, 90 degrees before the equilibrium for phase A. At
turnon the initial sensing of position based purely on
LAF(O)d(iF)/dt, LBF(O)d(i)/dt, and LDF(9)d(iF)/dt terms
activates the phase that is located between 180 and 90 degrees
from the equilibrium position.
Startup failures may occur when is very low and
LAF(e)d(iF)/dt predominates over iFwdLAF(O)/dG. Then, phase A is
turned on 90 degrees before its equilibrium position, and if 
remains very low, switching to phase B will not occur until phase
A is at its equilibrium position. Suppose that phase A arrives
at its equilibrium position and phase B has just missed being
detected. Then, the motor will stay indefinitely at the phase A
equilibrium position and phase B will never be detected.
Increasing the initial acceleration by increasing the field
current will solve this problem.
When phase D is being chopped, phase A is being used for
waveform detection, and is appreciable, then the iFwdLAF(e)/de
term predominates over the LAF()d(iF)/dt term. In a one phase
on scheme, phase A is activated 180 degrees before its
equilibrium position and phase A is turned off and phase B is
turned on when phase A is 90 degrees before its equilibrium
position. In a two phase on scheme, phase A would be turned on
180 degrees before its equilibrium position and turned off at its
equilibrium position, that is, phase A would be on during the
entire interval of positive torque except during windows
occurring in the second half of its positive torque interval when
it would be turned off so that iA would decay to zero to allow
sensing in phase C. The use of such windows would have the
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disadvantage of reducing available torque. In this thesis only a
one phase on scheme is employed.
37
'I











- f - -
! J it






































CHAPTER 3 HARDWARE DESIGN ISSUES
1. Overall Block Diagram
An overall block diagram of the hardware scheme employed is
shown in Figure 3.1.
2L The Case For Using Fast Recovery Diodes
Current and voltage waveforms showing how switching compares
for real and ideal diodes are sketched in Figure 32. Fast turn-
on diodes will have more ideal turn-on characteristics than slow
diodes and fast turn-off diodes will have more ideal turn-off
characteristics than slow diodes. Technological considerations
usually- result in a fast turn-off diode being fast turn-on.
Generally, the turn-on surge voltages and power losses are of
secondary importance compared to turn-off surge voltages and
power losses.
When phase D was chopped on and off in my predecessor's
circuit, a circuit without snubber networks but with diodes
connected antiparallel to the switching transistors to allow
reverse phase current flow, then a careful examination of phases
B and D revealed positive current spikes occurring in both phases
during the instant of phase D turn-on. A highly schematic
nonscaled diagram of these current spikes is shown in Figure 3.3.
These current spikes were caused by a reverse current flowing
through the diode in phase B immediately after that diode was
reverse biased. Since coils B and D are reverse coupled, a
current spike in phase D had to occur in the same direction so
that an immediate change in flux did not take place. To minimize
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these spikes in my scheme a MR852 fast recovery diode was used
instead of the 1N4720 general purpose rectifier used by my
predecessor.
The recovery charge QR, equal to the integral of reverse
current through the diode, is often 200 to 500 times greater in a
standard diode than in a fast diode. Thus, the use of fast
diodes allows near total or total suppression of these current
surges to be achieved. The energy produced each turn-off is
equal to QREC, where EC is the reverse voltage across the diode
immediately after switching. By taking the worst case, where all
of the energy is dissipated in the diode, an upper bound on the
diode power dissipation due to switching is obtained. Thus,
P=QREcf, where f is the switching frequency, gives the worst case
diode switching power dissipation Hence, the use of fast diodes
drastically reduces the diode switching power dissipation High
losses during switching would prohibit the use of standard diodes
at high frequencies.
Eliminating the diode reverse surge current also eliminates
extra turn-on losses of the power transistor. Often, the turn-on
losses of a transistor are concentrated in its structure(hot
spots), and result in a fast fatigue of the transistor.
RC networks are often put in parallel with standard diodes
to protect them against high surge voltages at turn-off.
Generally, to eliminate surge voltages replacing standard diodes
with fast diodes is better than using standard diodes with RC
protection networks; the RC networks consume a large amount of
energy at high frequencies.
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One final advantage of the use of fast diodes is the
reduction of radioelectric interference. During diode switching,
an abrupt variation of current and hence of magnetic field takes
place. The amplitude of the interference is proportional to the
recovered charge QR-
Fast diodes have some drawbacks; increased leakage currents,
greater forward voltage drops, and lower maximum reverse voltage
ratings are often the penalties of making a diode fast. 1
I. Transistor Switching Network
The transistor switching network used for the 4 phase coils
is shown in Figure 3.4. The transistor switching network used
for the field coil is shown in Figure 3.5.2 The field network is
the same as that used for a phase coil except that a 7405 is used
instead of a 7401, the flywheel diode, a MR821, is placed
antiparallel to the field coil, and the sensing resistance
measures out to .079 ohms rather than .080 ohms.
In my predecessor's scheme a 075 ohm wire wound resistor
was used as a sensing resistance, but a wire wound resistor acts
as an inductance. Noninductive sensing resistances were
constructed by placing 16 - 1/2 watt carbon resistors averaging
1.28 ohms in parallel. Placing the resistors between 2 cut
pieces of a PC board, each with 16 holes, allowed a neat compact
construction. Since the standard deviation of different samples
around a mean is inversely proportional to the square root of the
sample size, paralleling resistors had the advantage of producing
sensing resistances whose standard deviation around a mean value
was 1/4 the standard deviation of the individual 1.28 ohm
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resistors around a mean value. The value of the sensing
resistances was kept as small as possible to minimize power
losses. Finally, note that tantalum capacitors of a few
microfarads were used to keep the collectors of T1 and T3 and the
emitters of T2 from deviating from their steady state voltages.
3.1. Discussion of the Switching Network
A and C are reverse coupled phases and B and D are reverse
coupled phases. Suppose phase D is on and no other phase is
carrying current. When the phase D power transistor is turned
off, the phase D coil voltage drops and changes polarity so as to
maintain the phase D coil current. If perfect reverse coupling
were present, the phase D coil voltage would drop to -(VS +
2VDON), VCE of transistor D would rise from VCE(SAT) to 2VS +
3VDON, and the voltage across the reverse coupled phase B coil
would rise to VS + 2VDON* When the phase B coil voltage reached
VS + 2VDON, then the current in the phase D coil would stop and a
current of equal magnitude would flow through phase B in the
reverse direction so as to maintain continuity of flux. However,
due to imperfect coupling or leakage inductances, this transfer
of energy to the reverse coupled phase is not perfect. Because
of the leakage inductance, at turn-off of phase D with no snubber
network present, VCE of transistor D exhibits a brief duration
large positive voltage spike before settling to a steady state
value of 2V S + 3VDON and the phase D coil voltage exhibits a
brief duration large negative voltage spike before settling to a
value of -(V + 2VDON).
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A turn-off snubber is used to attenuate the brief duration
positive voltage spike in collector to emitter voltage due to the
leakage inductance. If a snubber is not used, the power
transistor is quickly destroyed by the occurrence of collector to
emitter voltages much greater than the VCEO rating of the
transistor. The turn-off snubber network used is shown in Figure
3.6.
As the value of the capacitance increases, the turn-off
switching time increases since dVcE/dt decreases, but the turn-
off switching losses in the transistor decrease. For small
values of capacitance, the total turn-off losses of the snubber
and transistor are smaller than those of the unaided transistor.
Let the phase current be Ip and assume that during the
transistor fall time tf the current in the inductive load remains
constant. During the fall time tf the current decreases linearly
in the transistor and increases correspondingly in the capacitor.
Then, if no leakage inductance is present, at the completion of
transistor turnoff, the voltage V0 across the transistor is given
by:
CVO = f/fIcapacitordt
Therefore, V = Iptf/2C, the VCE across the transistor at the end
of turnoff in the absence of leakage inductance. Thus, in the
absence of leakage inductance, the turn-off switching power
dissipation of the transistor is decreased by making Iptf/2C <
2VS + 3VDN, the value to which VCE rises.
Now consider the effect of the leakage inductance LE. If
the transistor has been completely turned off and all of the
current is flowing into the snubber, LEIp2/2, the energy in the
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leakage inductance, must be transferred to the snubber. This
energy will increase the value of VCE above 2VS + 3VDON by a AV
such that
LEIp2/2 = C[(2VS + 3VDON + AV)2 - (2V + 3VDON)2 ]/2
= C[(AV) 2 + 2(AV)(2VS + 3 VDoN)1/2
Thus, to obtain a particular AV for a given leakage inductance LE
set
C LIp 2 /(AV) 2 + 2AV(2VS +3 VDON)]
Also, the capacitor and resistor values must be chosen so
that the capacitor is completely discharged during the on
interval of the transistor, that is, C (< tON.
In addition, R must be large enough so that the turn-on
discharge current of the capacitor
Ai =[2 VS + 3VDON + AV - VCE(SAT)]/R
that will flow through the transistor at turn-on does not become
too excessive.
Finally, the power rating of the resistor must be larger
than [C(2 VS + 3 VDON + AV)2 f]/2, where f is the switching
frequency.
The question arises as to whether to use a turn-on switching
aid network to reduce the power transistor turn-on switching
losses and reduce the turn-on surge currents. Generally, turn-on
switching transients are less of a danger to transistors than
turn-off switching transients so only a turn-off snubber is
used.3 ,4
3.2, Calculations for the Transistor Switching Network
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VEC(sAT) of T2 = 0.5V
V of T1 = 0.6V
+ VBE of Tp = 0.8V
+ Voltage across sensing resistor = 0.25V
+ Voltage across RB1
= 5.OV
Thus, the voltage across R1 = 2.85V.
Let the base current into Tp be limited to 200 mamp.
R1 = 2.85V/0.2 amps = 15 ohms
The transistor specifications indicate that this level of base
current should drive the transistor well into saturation for
collector currents up to 5 amps.
Let the current through R3 = 2 ma.
R3 = 0.6V/ 2 ma = 330 ohms
Let 4 ma come from the base of T2 .
R4 = (4.4V - 0.2V)/(4 ma + 2 ma) = 680 ohms
Voltage across R2 = 9.5V. Let 20 ma flow through R2.
R2 = 9.5V/20 ma = 470 ohms
No current limiting resistor is put in series with the
1N4933 diode since the peak reverse base current pulled from the
2N6339 is experimentally determined to be 0.6 amps.
tf for the 2N6339 is about .13 sec at 2.0 amps. Ignoring
the leakage inductance, at the end of tf the transistor collector
to emitter voltage V0 = Iptf/2C. Let Vo = VCEO/2 = 60V. Then
C = Iptf/2V = (2 amps)(1.3 x 10-7sec)/2(60V) = 2.2 x 10- 9 farad
Now consider the effects of leakage inductance.
LEA = LEC = 20 pIh. 5
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Assume 2VS + 3VDoN is kept to 80V. To be safe keep 2VS + 3VDON +
AV to 100V. Then AV = 20V.
C =[LEIp2 ]/[(AV) 2 +2AV(2V S + 3VDON)]
= [(20 x 10-6 H)(2 amps)2 ]/[(20) 2 + 2(20)(80)]
= 2.2 x 10-8 farad
Clearly the leakage inductance determines the size of the
capacitor used in the turn-off snubber.
At turnoff,
AVCE/At = Ip/C = 2 amps /2.2 x 10- 8 farad = 108 volts/sec
If AVcE = 100V, then the turn-off switching time At is only 1
Iisec.
The transistor can handle 25 amps continuous current. So
let the initial current discharge of the turn-off snubber
Ai = (2V S + 3 VDON + AV)/R ( 10OV/R = 10 amps
R = 10OV/ 10 amps = 10 ohms
RC = (10 Ohms)(2.2 x 10-8 farad) = .22 sec, which will be
far less than the on interval of the transistor.
4. Pushbutton Inputs to the 8039 Microprocessor
The three pushbutton inputs to the 8039 are shown in Figure
3.7. Traditional debounce latches with nand gates follow each of
the pushbuttons. Since a microprocessor reset sets all the
output ports to one thereby turning on all the transistors, a
long RESET input to the microprocessor would burn out a fuse or
one or more transistors. Thus, a 74121 monostable is used to
keep the RESET input short in duration. The RESET pin must be
held at ground(.5V) for at least 10 milliseconds if a reset is
performed just as the power supply comes within tolerance.
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However, only 5 machine cycles are required if the power is
already on and the oscillator has stabilized. Since a reset is
always performed many seconds after the circuit has been powered
up, the pulse width need only be at least 5 machine cycles =
5(1.36tsec) = 6.8Lsec. The monostable RC network yields a pulse
width = 0.7RC = 0.7(1.5 x 104 0)(10-9farad) = 10.5sec.
5. Intel Microcomputer Comonents
The Intel microcomputer parts used are shown in Figures
3.8a-c. One 8039 microprocessor, one 8212 address latch, two
2716-1 2 x 8 EPROMs, one 8185-2 1 x 8 bit static RAM, and three
8243 I/O expanders are used.
New programs are installed by erasing the EPROMs under UV
light for 25 minutes and then programming with the universal prom
programmer of an Intel microcomputer development system. With
programs of 2 or less of memory space only the #1 2716-1 EPROM
is required. Because the EPROMs are continuously removed from
their sockets for reprogramming, zero insertion pressure (ZIP)
sockets are used for the EPROMs. Use of regular sockets would
rapidly lead to pin destruction through mechanical wear during
DIP insertion and extraction.
Note that the 2716-1 is used instead of the 2716. The
2716-1 is the same 2K x 8 EPROM as the 2716. It has just been
selected out because of a faster speed. According to the 1979
Intel Component Data Catalog the 2716 has a maximum access time
of or an address to output delay time of 450 nsec. For the
2716-1 the maximum access time is 350 nsec. The 8039
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microcomputer has a maximum address setup to data in time of 400
nsec. The 8212 address latch has a maximum write enable to
output delay time of 40 nsec. Thus, the EPROM must have a
maximum acess time no greater than 400 - 40 = 360nsec. Therefore,
the 2716-1 is suitable while the 2716 is not. Using one 4K x 8
2732 EPROM would be simpler than using two 2K x 8 EPROMs, but
unfortunately EPSEL lab does not have the equipment needed to
program a 4 x 8 EPROM.
The 8039 has an 8-bit CPU, an 128 x 8 RAM data memory, and
an 8 bit timer/event counter. The 8039 operates with an 11 MHz
crystal whose output is divided to form 1.36 psec machine cycles
consisting of 5 machine states. Each instruction is executed in
one or two machine cycles.
Two 8 pin SPST switches provide input data to the 16 ports
on the #2 8243 I/O expander. Such information as the phase to be
tested, the maximum and minimum phase current levels, the initial
switching delay time, and the frequency with which the delay time
is updated can be inputted on these switches. Input data should
be read in with the high order bit corresponding to P73, P63,
P53, or P43 and data should be outputted with the high order bit
corresponding to P73, P63, P53, or P43 because if this order is
reversed then the ordering of bits in the accumulator becomes
opposite to the ordering of bits on the I/O expanders and
arithmetic cannot be performed on accumulator numbers moving
between the accumulator and an I/O expander.
The #3 8243 I/O expander is used for two purposes. Before
or while the motor is running, it outputs current level
information to the DAC latches. After the motor has stopped
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running, it can output phase duration counts to 7407 buffers
driving LEDs thereby allowing acceleration profiles to be
obtained.
The 8185-2 RAM is used solely to store the phase duration
counts used in acceleration profiles.
6. Current Level Regulation
Four types of current level information are provided. When
the motor is started, the field transistor is turned on. As soon
as the field current reaches a desired field current level
determined by the field DAC input to the field comparator, the
field transistor is turned off and the desired phase transistor
is turned on. After a phase transistor has been turned on, the
phase current rises until it reaches a maximum current level
determined by the maximum DAC input to that particular phase's
maximum comparator. After the maximum current level has been
reached, the phase transistor is chopped off and a reverse
current flows in the complementary phase. When the complementary
reverse phase current has fallen in magnitude to a minimum
reverse current level determined by the minimum DAC input to that
particular complementary phase's minimum comparator, then the
original phase transistor is chopped on again. The bottom DAC
and comparator are present solely to check for proper functioning
of reverse phase coupling. The bottom comparators prevent a
phase turn on signal unless the reverse current detected is above
a certain magnitude. If very little or no reverse phase coupling
occurs, and the reverse phase current is always less than the
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bottom current value, then the phase current will not be chopped
on again, a new phase will not be detected, and the motor will
stop.
To illustrate this better, suppose the field current level
is set at 2.9 amps, the maximum current level is set at 3 amps,
the minimum current level is set at 1.5 amps, and the bottom
current level is set at 0.5 amps. Then, the field transistor is
turned off forever(unless a restart occurs) when the field
current reaches 2.9 amps. Phase currents are chopped off when
they reach 3 amps and are chopped back on again as soon as a
reverse complementary phase current between 1.5 and 0.5 amps is
detected. If reverse phase coupling is functioning properly, a
detection of a reverse phase current between 1.5 and 0.5 amps
will occur as soon as the magnitude of the reverse phase current
has decreased to 1.5 amps. Thus, chopping will keep the phase
currents between 1.5 amps and 3 amps.
Figure 3.9 shows the eight 74LS75 latches used to output
current level information from the #3 8243 I/O expander to the
four DACs. Since each latch has 4 bits and each DAC has 8 bits,
two latches are used for each DAC. An 8243 can sink 5 ma at .45V
on each of its 16 I/O lines simultaneously. On each I/O line is
a 7407(driving a LED) requiring a -1.6 ma low level input
current. Each enable or G input on a 74LS75 requires a -1.6 ma
low level input current. Then, the 4 enable pins required to
address the 2 latches driving 1 DAC require -6.4 ma low level
input current. Hence, the 4 enables for the 2 latches driving 1
DAC must be driven by 2 separate I/O lines.
Figure 3.10 shows the DAC - op amp networks used to generate
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reference voltage levels for the current level comparators. The
field and maximum DAC - op amp networks generate outputs between
O and +0.5 volts. The minimum and bottom DAC - op amp networks
generate outputs botween 0 and -0.5 volts. The op amps input to
pots with wipers positioned to input 4/5 of the output voltage
as a reference level to a comparator input terminal. With pots
compensations can be made for differences in phase comparators
and sensing resistances. A pot was used for the field comparator
only so the scale factor for the field current level would be the
same as that for the other current levels. Reference voltages
with magnitudes up to 400 my can be placed at the comparator
input terminals with unit increments to the DAC corresponding to
gradations of 1.56 mv at the comparator terminals. Gradations of
1.56 my across a .0800 sensing resistance correspond to current
gradations of 1.56 mv/.0800 = 20 ma. When the power transistor
is turned on, 0.2 amp of base current flows through the power
transistor so for any given maximum current level IMAX not
exceeding an upper bound of 4.8 amps set the comparator reference
voltage at 16 my + IMX(80 mv/amp).
Of course, the current-carrying capacity of the wire used
for winding the motor must also be considered. Varnish coated
number 19 copper wire was used for winding the motor.6 According
to one reference #18 wire has a current-carrying capacity of 11
amps and #20 wire has a current-carrying capacity of 7 amps,7 so
by interpolation the motor wiring should have a current-carrying
capacity of 9 amps.
Careful attention must be given to grounding issues to
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ensure the proper functioning of the comparators. All the
sensing resistances employed in this circuit - the 4 resistances
sensing the phase currents, the resistance sensing the current
through the field transistor, and the resistance sensing whether
or not the diode antiparallel to the field coil is on - have all
been located physically close together so that the distance and
hence the inductance of the wires joining the ground sides of
these sensing resistances is minimized so the voltage variation
between the grounds of the sensing resistances is as small as
possible. This will prevent problems caused by the fact that
comparators have a poor common mode rejection ratio. The ground
terminal of the sensing resistances is tied directly to the
ground terminal of the circuit board and does not connect with
the logic chip grounds until the ground terminal. This
separation of logic and power grounds is necessary to prevent the
occurrence of noise in the logic grounds from the switching of
the power transistor currents into the inductance presented by
the logic grounds. Note that the pots determining reference
levels for the comparators are connected to the ground side of
the corresponding sensing resistance rather than to the logic
ground whereas the ground pins for the comparators are connected
to the logic grounds(Figures 3.11,3.12a-b, and 3.14). This is
necessary because use of a logic ground for the pot would have
the effect of putting a long wire length or an inductance between
the input terminals of the comparator - the distance being the
wire distance from the ground side of the sensing resistance to
the ground terminal along the power ground wire plus the length
along the logic ground wire from the ground terminal to the logic
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ground point connected to the reference pot.
To prevent comparator oscillation compensation networks were
applied to some of the comparators used in this circuit(Figures
3.11, 3.12a-b, and 3.14). Oscillations are particularly a
problem with the maximum level comparators because of the slow
rate of rise of the phase current toward its final value during
the 2 state. Positive feedback or hysteresis applied to the
balance pin 5 removes these oscillations. The .002f capacitor
between the 2 balance pins serves as a high frequency filter. It
provides a low impedance shunt to any high frequency noise. The
resistor network for comparator compensation was determined
experimentally. Networks were constructed with the 2.2K and
33K2 resistors and the value of the third resistor was increased
until a square wave input would not cause oscillations in any one
of four 311 comparators tested.
The network for sensing the field current level is shown in
Figure 3.11.
The network used for current regulation of phases A and C is
shown in Figures 3.12a-e. An identical network is used for
current regulation of phases B and D. The two monostables shown
in Figure 3.12e that provide the clocking for the K flip flops
of phases A and C will also provide the clocking for the JK flip
flops of phases B and D.
The monostables shown in Figure 3.12c that produce 5.7 and
1.89 sec positive pulses cause a delay of 5.7 sec to occur
before the J input of the flip flop shown in Figure 3.12d can be
presented with the information that the phase current has reached
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its upper limit. The current must exceed its maximum limit for
5.7 sec to send a signal to the input. This serves two
purposes. First, it ensures that a transient maximum current
detection occurring right at the instant of transistor turnon
does not immediately turn the transistor off again. Second, it
allows sensing to be done in the 5.7 sec just before the phase
is turned off. Since not all phase chops include a 2 state,
this does not ensure that all the detections will occur during
the 2 state, but it does ensure that the current will reach the
specified maximum level before the next phase activation occurs.
The monostables shown in Figure 32c that produce 12.6 jpsec
negative pulses ensure that a phase is not turned on immediately
after being turned off - that is, it makes sure that a detection
does not occur during the current transfer between the two
reverse coupled phases.
7 External Int errup Generation
An external interrupt to the 8039 microcomputer is generated
whenever a next phase detection is made. The circuitry used to
accomplish this task is shown in Figures 3.13 to 3.16.
Figure 3.13 shows the comparators used to detect the sense
coil voltage polarities. As discussed in chapter two, at startup
the outputs from these comparators provide the initial position
information to the #1 8243 I/O expander. Note that the ground of
the sense coils is tied directly to the ground terminal of the
circuit board. The LMl11 specifications indicate that neither
input terminal should be allowed to become more negative than the
negative supply voltage. With the 1N4148 diodes connecting -5V
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to the noninverting terminals, negative voltage spikes occurring
in the sense waveforms cannot become more negative than one diode
drop below -5V.
Figure 3.14 shows a comparator network used to detect the
presence of state 2. During 2 the diode antiparallel to the
field coil is off and a positive voltage exists across the field
coil. At least 3V will appear across the 5.6MG resistor during
state 2. Then a base current of 3V/5.6Mf = .54 pa will flow.
With this PNP transistor an iB = .54 a yields an iC > 110 a.
Hence, a collector current of 110 As is set equal to a reference
voltage of O.1V. Thus, a sensing resistor of 0.1V/110 pa = 1K.I
is used. No more than 50V ever appears across the field coil.
Then, iB = 50V/5.6Ma = 8.9 pa. For this PNP transistor an iB =
8.9 a yields an iC < 3.7 ma. Hence, (3.7 ma)(1KO) = 3.7V is the
largest voltage that should appear at the positive input terminal
of the 311 comparator. The 1.2 resistor is put in merely as an
added protection for the comparator. The positive input voltage
limit is 30V above the negative supply or 25V. Thus, if the PNP
transistor shorts, the maximum voltage appearing at the positive
input terminal will be equal to (lKX/(1KD + 1.21K))(50V) = 23V,
and the comparator will be protected.
Figure 3.15 shows the network that determines if a 2 state
is an external interrupt requirement. When OVERRIDE 2
RESTRICTION = 0, an interrupt can only occur during state 2.
When OVERRIDE 2 RESTRICTION = 1, then an interrupt can occur
during v1 or 2-
When sensing phase A, VA = LAF()d(iF)/dt + iFodLAF(e)/de.
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At startup the LAF()d(iF)/dt term predominates. Thus, at
startup all detection of the next phase must be done during 2
when the polarity of d(iF)/dt is known to be positive rather than
during vl or 3 when the polarity of d(iF)/dt can be either
positive or negative. As the motor speeds up, the iFadLAF(9)/d
term predominates and detection of the next phase need not be
restricted to 2. In fact, with high speed operation the number
of chops is maintained at a smaller and more uniform number if
detection occurs during both vl and 2. When next phase
detection is restricted to '2, the average number of chops per
phase becomes larger and less uniform. A string of phases
containing mostly one or two chops will also show an occasional
phase containing three, four, or five chops. In summary, at
startup OVERRIDE 2 RESTRICTION should be 0 but should become 1
as speed increases.
The question arises as how to determine the proper point for
switching OVERRIDE 2 RESTRICTION from 0 to 1. The switching
from 0 to 1 should occur when the iFddLAF(o)/de term predominates
over the LAF(O)d(iF)/dt term. Since d(iF)/dt is proportional to
the supply voltage and for a phase containing a fixed number of
chops is proportional to the supply voltage, then for a phase
containing a fixed number of chops is proportional to d(iF)/dt.
Hence, since iF, LAF(O), and dLAF(O)/dO are independent of supply
voltage, the switching of OVERRIDE 2 RESTRICTION from 0 to 1
should occur when the number of chops per phase falls below a
certain level.
In the network shown whenever the number of chops per phase
is less than a value determined by the input data switches for 2
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consecutive phases, then OVERRIDE U2 RESTRICTION is equal to 1.
Otherwise, OVERRIDE 2 RESTRICTION is equal to 0. If 1111 or
1110 is the initial value put on the input data switch, then
OVERRIDE 2 RESTRICTION is equal to 0. If 1101 is the initial
value, then whenever only one chop per phase occurs for two
consecutive phases, OVERRIDE 2 RESTRICTION is equal to 1. If
0000 is the initial value on the input data switch, then whenever
the number of chops per phase is less than fifteen for 2
consecutive phases, OVERRIDE 2 RESTRICTION is equal to 1.
A chain of three 74LS04 inverters is used to ensure that the
load input of the 74LS161 is low for a sufficient time before the
clock goes high.
Figure 3.16 shows the network generating the external
interrupt to the 8039 microcomputer. The interrupt is sampled
every machine cycle during ALE, so the pulse of the monostable
serving as a nand gate input must be at least one machine cycle
in length or 1.36 jsec long. To prevent a false reading caused
by a glitch or transient, a sense coil positive voltage during a
phase maximum current signal must be confirmed 231 psec later to
indicate a next phase detection. This is particularly important
in preventing a false detection during a short CURMAX glitch that
could occur at transistor turnon if OVERRIDE 2 RESTRICTION = 1.
8. Miscellaneous Details
According to T.I. gold plating on ire wrap posts is not
necessary. A T.I. technical report concludes that unplated wrap
is stable after exposure to harsh environments.8 Therefore, the
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use of unplated wire wrap sockets is not expected to cause any
problem.
Adequate use is made of capacitors. Before using the
circuit three huge electrolytic capacitors are attached to the
board's barrier strip for voltage supplies. They are placed
between the power supply voltage and ground, +SV and ground, and
-SV and ground. O.lj1f ceramic capacitors are used between +5V
and ground and where applicable between -5V and ground for every
DIP on the board. In addition, six electrolytic 0Opf
capacitors are scattered over the board. Also, tantalum
capacitors of a few microfarads are used to keep the collectors
of T1 and T3 and the emitters of T2 from deviating from their
steady state voltages. Finally, .05pf ceramic and 6.8pf tantalum
capacitors are used to keep comparator reference voltges
constant.
Three 3 amp fuses are present in the circuit. They are
located between the power supply voltage and ground, +5V and
ground, and -SV and ground.
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Figure 3.9 DAC Latches. The inputs to the DAC latches are from
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CHAPTER 4 SOFTWARE ISSUES AND RESULTS
1. SimDle Test Prorams
An important part of a good design procedure for a system is
the inclusion of simple test programs used for checking or
debugging the circuitry. Two such programs are included here.
The first one is titled D TO A SECTION TEST. This program
sends reference voltage levels to the appropriate comparator
input terminals. This allows an information route going from the
input data switches to the input switch I/O expander to the 8039
microcomputer to the LED/DAC I/O expander to the 74LS75 DAC
latches to the DACs to the op amps to the pots to the comparator
input terminals to be easily debugged.
The second test program is titled TRANSISTOR SWITCHING TEST.
With this program any of the 5 transistor switching banks can be
repetitively switched. A phase bank will be repetitively
switched between a specified minimum and maximum current level.
If the field transistor bank is tested, the field current is
brought up to the specified field current level and then the
field transistor is turned off for 44.6 milliseconds, a time
duration which allows the field current sufficient time to decay
to zero. Then, the field transistor bank is switched on again.
This program allows easy debugging of the transistor switching
banks.
2 The RUN THE MOTOR Program
In the program titled RUN THE MOTOR the current level values
used at startup are replaced with a second set of values when a
button is pressed. Thus, since the motor's greatest current
requirement occurs at startup, the phase current levels can be
decreased once steady state motion is achieved. This program
will now be examined in some detail.
The initial reset state sets all the output ports to one
thereby turning on all the transistors. The transistors are
turned off, the input switch I/O expander is enabled, and the
LED/DAC I/O and main program I/O expanders are disabled. When TO
is pressed, the field and first maximum values are inputted to
RAM locations on the 8039 via the input switch I/O expander.
When T1 is pressed, the first minimum and bottom values are
inputted. Then, TO is pressed to input the second maximum value.
Finally, T1 is pressed to input the second minimum and bottom
values.
TO is pressed to start the motor running. The LED/DAC I/O
expander is enabled and the input switch I/O expander is
disabled. The first set of current level values stored in the
8039 RAM are outputted from the 8039 RAM to the DAC latches via
the LED/DAC I/O expander. Then, the LED/DAC I/O expander is
disabled and the main program I/O expander is enabled. After an
18 unit timer wait, the field transistor is turned on until the
field current level rises to the desired value. A delayed check
of the field current level is made for extra certainty. Then, an
initial position sensing is made by inputting the sense coil
voltage polarities to the main program I/O expander. The initial
sensing information causes the phase located between 180 and 90
degrees from its equilibrium position to be activated as the
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field transistor is turned off. The location containing the
first interrupt address is stored in R3, the timer is started
from zero, and the external interrupt is enabled. Before the
current levels are changed, when the program is waiting for the
first interrupt or is between interrupts, it will circle in a
simple loop testing for six timer overflows since the last phase
turnon and for the pressing of the T1 button.
The generation of an external interrupt will cause the
execution of the first of the program's two external interrupt
routines. The first interrupt routine turns off the old phase,
turns on the new phase, restarts the timer from zero, updates the
phase registers containing the present and next phase
information, and resets R4 to allow for another 10 restart
attempts.
Before the current levels are changed, after a new phase has
been activated, if more than 6 timer overflows occur before an
external interrupt indicating a next phase detection occurs, then
a restart occurs. In a restart the phase transistor is turned
off and the program is reentered earlier at the MREST location
where the 18 unit timer wait occurs ust before the field
transistor is trned on. Ten consecutive restart attempts are
allowed. After ten consecutive unsuccessful restart attempts the
transistors are turned off until the TO button is pressed again.
Pressing the TO button resets R4 to allow another 10 restart
attempts and causes the program to be reentered at the MREST
location.
When the T1 button is pressed, the location containing the
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second interrupt address is stored in R3 and the next interrupt
generated will cause the execution of the second rather than the
first interrupt routine. The instructions at the beginning of
the second interrupt routine are identical to those in the first
routine. Then, it disables the main program I/O expander and
enables the LED/DAC I/O expander. The second set of current
level values are then moved out from the 8039 RAM to the DAC
latches replacing the first set of values. The LED/DAC I/O
expander is disabled and the main program I/O expander is
enabled. Finally, the address of the first interrupt routine is
stored in R3 so that all further interrupts will result in
execution of the first interrupt routine. Between interrupts the
program circles in a simple loop testing for six timer overflows
since the new phase activation. If six timer overflows occur,
then the program is reentered earlier at the START2 location
where R4 is reset to allow 10 consecutive restart attempts just
before the first set of current level values is outputted to the
DAC latches.
This program will accelerate the motor up to a maximum speed
of about one chop per phase relatively quickly. Although most of
the phase intervals contain only one chop, an occasional phase
has more than one so the speeds obtained are slightly less than
would be obtained by purely one chop per phase. Because the
current rate of change across an inductance is proportional to
voltage, then at higher voltages the amount of time per chop is
less and hence the speed is greater. Also, since higher current
levels take longer to achieve, once a current level that can
maintain a speed of one chop per phase is reached, further
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increases in the current level increase the time per chop and
hence decrease the speed. At 20V with the current levels kept
between 1.75 and 3.15 amps, a speed of 1625 R.P.M. is obtained.
3. Speed Control Programs
The program titled CONSTANT SWITCHING DELAY allows constant
load speed control. A time delay is put at the start of every
interrupt routine so that a time delay exists exists between the
detection of the new phase and the switching on of the new phase.
The 8 low bits of time delay are stored in R1 and the 8 high bits
of time delay are stored in R2. The first interrupt routine
takes advantage of these stored timed delays by starting as
follows:
SERVE1: DJNZ R1,SERVE1 ; DECREMENT THE 8 LOW BITS OF TIME DELAY
DJNZ R2,SERVE1 ; DECREMENT THE 8 HIGH BITS OF TIME DELAY
The execution of a DJNZ Rr(decrement register and ump if
the contents are not zero) instruction requires 2 instruction
cycles or 2.72 microseconds. Thus, time delays can be changed in
increments of 2.72 microseconds. Unfortunately, the use of 2
DJNZ instructions adds 5.44 microseconds to the minimum possible
delay since both DJNZ instructions must be passed through at
least one time during the execution of an interrupt routine.
Steady state speed decreases as time delay increases.
Measurements of speed resulting from the inputted constant time
delays were obtained for the unloaded motor running with a 20V
supply voltage and the phase currents kept between 1.75 and 3.15
amps over a speed range going from 17.6 to 1625 R.P.M. At speeds
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equal to or greater than 108 R.P.M. a stroboscope was used for
measurements. For speeds less than 108 R.P.M. visual counting
was performed with the aid of a stopwatch or a pushbutton
electronic counter. The results are shown in Table 4.1 with
speed in R.P.M. and 1/(speed in R.P.M.) resulting from the
inputted constant time delay in units of 2.72
microseconds(exceeding the minimum possible 5.44 microsecond
delay caused by one pass through the 2 DJNZ instructions).
Plots of time delay in units of 2.72 microseconds versus
1/(speed in R.P.M.) are shown in Figures 4.1a-c. These plots of
delay units versus 1/speed show a very good linear fit.
Performing a least squares fit on the 131 data points with a
HP33C calculator yields the linear equation:
delay in units of 2.72 microseconds = 3.190 x 10 5 (1/(speed in
R.P.M.)) - 130.3
with an excellent correlation coefficient of .99957. As
mentioned in Chapter 1 BH. Wells expected an equation relating
delay and speed of the above type to result for a step motor
whose unloaded speed versus switching angle curve was nearly
linear. 1
The program titled VARIABLE SWITCHING DELAY runs the motor
at a fixed speed by continuously varying the time delay between
new phase detection and new phase switching. The 8039 timer is
used to measure the time interval for 4 consecutive phases so as
to eliminate measurement problems caused by differences in the
individual phases. A calculation of the actual time interval for
4 consecutive phases minus the desired time interval for 4
consecutive phases is performed using 2 register arithmetic. If
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the result is positive, then the motor speed is too slow and the
delay time is decreased. If the result is negative, then the
motor speed is too fast and the delay time is increased. If the
result is zero, then the speed is correct and the delay time is
left unchanged. The number of phases that are to elapse between
every set of 4 consecutive phases that is used for speed
correction is fed in on the input data switches. At low speeds
the maximum correction rate is compatible with good speed
regulation, but at high speeds the maximum correction rate causes
marked fluctuations in speed to occur. Decreasing the correction
rate alleviates this problem. This program could run the
unloaded motor with a 20V supply voltage and phase currents kept
between 1.75 and 3.15 amps over a speed range going from 100
R.P.M. to 1640 RP.M. Because feedback is used, this program can
be employed in varying load situations.
The program titled CONSTANT SPEED VIA VARYING CURRENT runs
the motor at a fixed speed by continuously varying the phase
current levels. The minimum phase current level is always set
equal to half the maximum level. The 8039 timer is used to
measure the time interval for 4 consecutive phases. A
calculation of the actual time interval for 4 consecutive phases
minus the desired time interval for 4 consecutive phases is
performed using 2 register arithmetic. If the result is
positive, then the motor speed is too slow and the current level
is increased. If the result is negative, then the motor speed is
too fast and the current level is decreased. If the result is
zero, then the speed is correct and the current level is left
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unchanged.
The number of phases that are to elapse between every set of
4 consecutive phases that is used for speed correction is fed in
on the input data switches. Table 4.2 shows the speed
fluctuations around an average speed of 1565 R.P.M. resulting in
this varying current scheme from changing the number of phases
elapsing between every set of 4 consecutive phases that is used
in speed correction. The best speed correction occurs with 20 to
24 interspersed phases. A narrow range of updating rates yields
maximum speed stability, and updating either more or less
frequently increases the speed fluctuations.
This program can only run the motor with average speeds
ranging from 1400 to 1710 R.P.M. The upper speed bound occurs
because the time per phase chop increases as current level
increases so once a speed near one chop per phase is reached
further current level increases decrease the speed. The lower
speed bound occurs because the current starts to fall to zero
very precipitously.
4. Acceleration Profile Program
The program titled SUMMARY ACCELERATION PROFILE runs the
motor from rest to full speed while storing in the 8185-2 RAM
timer duration counts for 512 sets of the designated number of
consecutive phases. In this program the timer interrupt is used
to increment the 8 upper time bits when a time counter overflow
occurs. After 512 sets have been stored in the RAM, all
transistors are turned off so the motor stops. Then, TO and T1
are alternately pressed to read out the timer duration counts in
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the LEDs.
Three trials were performed with timer counts obtained for
sets of 60 consecutive phases or 1 revolution.(The program titled
TRANSISTOR SWITCHING TEST can be used to prove that 60 phases
occur per revolution by single stepping the motor in an A-B-C-D-A
activation sequence.) In these trials measurements were made for
the unloaded motor running at 20V supply voltage and phase
currents kept between 1.75 and 3.15 amps. Table 4.3 shows the
number of timer counts in each of the first 100 revolutions for
each trial. The final average speed is taken as that speed given
by averaging the timer counts of the last 20 revolutions. Half
final average speed is obtained at some point from 14 to 16
revolutions and 9/10 final average speed is obtained at some
point from 39 to 43 revolutions.
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Table 4.1 Speed in R.P.M. and 1/(speed in R.P.M.) resulting from
the inputted constant time delays in units of 2.72 microseconds.







































































































































































































































































































































































































DELAY IN UNITS OF SPEED IN R.P.M. 1/(SPEED IN R.P.M.)
2.72 MICROSECONDS
2560 130 7.692 x 10-3
2816 119 8.403 x 10 - 3
3072 108 9.259 x 10-3
3328 100 1.000 x 10-2
3584 91.6 1.092 x 10-2
3840 84.3 1.186 x 10- 2
4096 77.8 1.285 x 10-2
4352 72.8 1.374 x 10- 2
4608 67.8 1.475 x 10-2
4864 64.1 1.560 x 10-2
5120 60.9 1.642 x 10- 2
5376 57.8 1.730 x 10-2
5632 55.4 1.805 x 10- 2
5888 52.1 1.919 x 10-2
6144 49.7 2.012 x 10-2
6400 48.0 2.083 x 10- 2
6656 46.2 2.165 x 10-2
7168 42.8 2.336 x 10-2
7680 40.6 2.463 x 10-2
8192 38.2 2.618 x 10-2
8704 35.8 2.793 x 10-2
9216 34.2 2.924 x 10 -2
9728 32.1 3.115 x 10-2
10240 30.9 3.236 x 10-2
11264 28.2 3.546 x 10-2
12288 25.8 3.876 x 10-2
13312 23.7 4.219 x 10-2
14336 23.1 4.329 x 10-2
15360 20.5 4.878 x 10- 2
16384 19.3 5.181 x 10-2
17408 17.6 5.682 x 10-2
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Table 42 The speed fluctuations around an average speed of 1565
R.P.M. observed for differing numbers of phases elapsing between
every set of 4 consecutive phases used in speed correction in the









































Table 4.3 Three acceleration profiles showing the number of
timer counts for each of the first 100 revolutions as the motor
is accelerated from rest to full speed
REVOLUTION I TRIAL #1 TRIAL 2 TRIAL #3
1 3943 3545 2936
2 1745 2040 4067
3 3031 1511 4011
4 4098 2057 3406
5 2969 3679 3529
6 3121 2849 2894
7 2800 3167 2359
8 2611 3026 2286
9 2315 2437 2093
10 1982 2168 1915
11 1970 2145 1793
12 1837 1962 1713
13 1733 2107 1711
14 1657 1857 1764
15 1562 1767 1510
16 1503 1582 1413
17 1450 1511 1384
18 1399 1448 1340
19 1351 1401 1387
20 1317 1362 1267
21 1264 1315 1233
22 1249 1279 1199
23 1214 1245 1196
24 1174 1219 1131
25 1170 1193 1127
26 1124 1173 1102
27 1114 1135 1087
28 1085 1109 1066
29 1068 1100 1065
30 1069 1071 1015
31 1035 1063 1016
32 1018 1045 1010
33 999 1089 982
34 1000 1012 979
35 980 1010 966
36 962 984 954
37 957 963 936
38 946 966 943
39 936 948 926
40 927 936 916
41 934 936 910
42 901 939 913
43 930 909 895
44 889 910 888
45 895 909 934
46 893 895 938
47 881 876 867
48 876 896 872
49 868 865 853
100
TRIAL #1 TRIAL #2
50 859 876 857
51 871 881 852
52 862 869 857
53 859 857 830
54 858 853 856
55 844 868 831
56 846 857 845
57 849 854 836
58 952 856 833
59 824 858 833
60 831 836 877
61 830 857 891
62 830 833 825
63 832 858 877
64 870 855 822
65 873 900 820
66 823 847 819
67 815 900 818
68 819 831 818
69 819 910 819
70 819 878 811
71 821 840 820
72 816 822 868
73 817 829 814
74 819 831 814
75 814 830 808
76 815 821 822
77 817 821 812
78 867 822 868
79 814 819 815
80 815 878 815
81 813 823 813
82 813 824 813
83 819 877 813
84 862 824 813
85 818 825 815
86 812 823 922
87 870 879 817
88 815 827 812
89 872 879 816
90 815 828 925
91 819 871 815
92 814 826 830
93 814 827 823
94 816 822 814
95 815 820 822
96 869 820 830
97 872 820 882
98 815 818 817
99 815 819 876
100 821 987 879




TRIAL #1 TRIAL #2 TRIAL #3
REV. TO ACHIEVE 14 16 15
1/2 FINAL SPEED
REV. TO ACHIEVE 42 43 39
9/10 FINAL SPEED
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[ DIS E E TINPUT ilITCH 10 KfXP~Es;
: 'ND FNABIE THF ILFD!ACI~ T 0 cFxrfDNr
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a, R:tBI. ER , v1.Oi A'AGEI.E
i- LlkeF
A."84 :F :T,1njN. MAC Efql XR-F TITT l '"RINSTi i ' WI4Tl i TT' ,T1I
'ST,-T M3-421lPT-41 MA. E AS FMBA.SR, .0 PPGE 1
MTRAMIASTOR WrT , -41.N3 TERT
'ONf: Nr.! ITE !.S;OIF. RCF TFTMFNT
; TRANSISTOR SWITCNJING, TEST
.? . ;' THIS PRXO'R.AM TESTR TRANSISTOR SWITCHI.TNG WITH 11J!RRET REGUl.ATION
3; FRMi THE COMPiRATORS, HT STHE PROHIB[T ,UTPIT IS ZIERO.
4 · FIRST THE APPROPRTATE VAIS ARE PLACED ON THE LATCHES Ag~tPESSiNi3
A ; , ) ON P73 T P, THE TOP SET OF DATA TNPIlT SITf.HES TINDI-ATE
i7 ; THF VALU TS E K APPT I-E! T TE FFLO DAC WITH P73 'A" rTie t'
8 : ANl P60 AS THE TS , LIKEWISE, ON P3 TO P40,1 THE BOTTtM r.FT
; i:iF DCiTATA INST ?jlTCFDES, TINDC:ATET UEE UA TO BE PPED n
THE A ADDRE,3SING THF MXIMtI VAILUE(TSP) COMlPARATR. S,
it ; PRES TO,
12 2, ) RN P7.3 TO PO INDICATE THE VALUE TO E APPLTETJ TO THE PDAC
3:3 ; PADDRESSING THE MINIMUtl VAL!JE(MIDDLE) CMPARATOR., N P53 TO
14 P40 INDICATE .TE VAL O BE P ED TO THE DAC FRES 4NG THE
15 ; ROTTOM COMPARAT ORS
16, PRESS Ti,
17 ;3. I T EN. E.-.ECT THE TRANS.R.TOR BANK' TO BE TESTED,
18 ; P73 = TTIS $A5 A,
tg : P72 = 1 7FTS PR4SE .-190 72  1 TESTS PHAS  B,
7: ; P71 = I TESTS PHASE C,
2 P70 = I TESTS PHASF D.
:*~ : PHASE C IURRENTS ARE SWITCHED FTWEN THE SED ECTED MINIMUM AND
; AXIMI.'M VALUES,
:4 IF N'  I EF THE ABOVE ARE IWIfFNJN, THE FIEL IS TESTD, AFTR
25 I REACHING THE .ELECTEl FIELD VAJ 1E, THE FIELrD n fAN.ST[OR RS TlRNE
2L6 OFF FOR ABOUT 44,6 MILLISECONDS,
27 PRE TO
'28 ; 4. ) TO SE ECT A NEW TRANS iSTOR BANK MERE.Y CHANGE THE
.29q ; VALtUE 1F THE P7 SWITCHES.
d000l :31 ORG 0
·? SYSRST: ' SYSTEM RFSFT
O00 f)0409 3..2 , .P RET
.34
{X03: ;5 ORG' 3
.. EYTTNT: FYTFRNAL NTERRUPT
)O.R t5 .37 o0S I
04 3 38 RFTR
dhO07 , s4 ORi 7
41 T!MINT: TIMFR NTERRUPT
r;07 .35 4? DS TNTT
0008 9?. 4. R.TR
44
i)0009 ?.3.:0 4¢,5 S.!F3T: MOn ., ,nH
.... ., 4A O! f. PA, !R1 A.En, i H MAIN 1O EXP'ANDER
&')f!P. :9 47 f!Til PI ,A TI!RN FF THE TRANSISTFR : TR. ARi. P THE .!I'.D.I 0
4:3 ; EXPANER . AND ENABLE THE iNPUliT SW .ATCH [ .:PANER,
rfOOlD ?0ln 49 MATN: JNTO MAIN
0,t)F -:'nF (0)F HEREt: 'T WRFI AIT FOR T TO BE PRESSED
00lti ;F 91 Mntvr A.P7; MfiV TIN T 4 HI,H BITS
..1. . ? Mit~V R4,4 :OF Ti AE FIF i. fl:i VAiL H
00 12 OCF 9 ." MfIV iPA : MO-VF TN TI'F 4 it nT
01t4 ADr 5¢ !iV R5.a : F ,.-E FTiL D DtA. VJAt.
1 in





..5 MnOVD k* A,P. ;MOVE IN THE 4 HIH BITS
5A6 VlMr. R6.A nF THE MXIMM AC VAL.L
r5o7 mOVTD P4: MO-E iN THE 4 LOW. BITS
5 MOV R7,A OF THE MAXIMUM [13C VA!.UE
.59 HERE2: ,JNTI HFRE2
AO iFRE3: JT! 4Fj 'WAIT FO T TO r E PRESSEE
61 MIOVD A, P7 MVE IN THE 4 HIGH BITS
6-2) MI2 RA: OC T MINIMUM AC VALUE
A.2 MO1.T A,P6; MV TN THE 4 LOW BITS
64 MV Rt A OF THE MINI.MUM DAC VALU
65 MOV AIP5 MOVE IN THE 4 HTH BITS
A MOV R2,J .. OF THE BO TTOM AC vAILUE
A7 Mt'rl A,P4: MOVE IN THE 4 LOW BITS
-9 7 . OV M R3.., 4 OF THE BOTTOM DC VALLE
69 O MV AF,40H; DISABLF THE INPUT SWITCH 10 EXPA'DER
7n OLTL P A4 .'AND ENA..E THE Lt/DAC Ti EXPANDER
71 MOV A ,OCH. DISA-L TE 2 MAXTNM PAC L ATCRES
7? iOVD P, : ANO ENABLE TF 2 FIT.D OA. I. ATCHES
73 MOV ASOOH PDISABLE THE 2 MINIMUM ANP 2 BOTTArM LATCHES
74 MOj.D P4,A
75 MOV AR4; MOVE THE 4 HIGH BITS
76 Mfnlv P7 , A OUT TO THE FIELD D C
77 MOV AR5 MOV it THF 4 .iW BITS
73 MnOV P6, A OT TO THE FIELD DAC
79 MOW A, ,H; DISABIE THE 2 FIELD 1D3 LATCHES
P) MOV1 P,A AND .NA.LE T 2 MATM .AX TCHES
RI MOV A,RA f MOVE THE 4 HIGH BITS
82 MOV P7, OUT TO THE MAX ,MLUM VALIE .'
8. MOV A.R7 MOVE THE 4 LOW BITS
834 MOVD P. I' T TO THE MAXlIMUM VALUE DAC4
8M5nV A,# OH DISABL.E THE 2 MAXIMlUI VALUE F.C LIATFtHE
86 MOV13 5, A
°7 NOV An ,tO.CH ENALE TrE MINTIIM VALUE AC LATCHES
. IOu13 P4, A
r mOV A.RO M.,E THE 4 HIGH BITS
90 MOVD P7.4: OUT TO THE MITNIMM VAIJ.e DAOC
9 nV A,1 : MSVE THF 4 lOW BITS9? NVO P',A OUT TO THE MINIMIUIM VA LUE DAC
9w MOV A,4#401:H DI-ALE THE 2 MINIMUM . .,, lATS
MO4 V1D P4,A ; TAND H A8E IF 2 BTTO1M .A IAT ES
PNOV AR?: MrYVF THE 4 HTIGH BITS
9MOV P7.A O !T TO TH T BTTOM OAi:
97 MOV AR,P MO VE THE 4 .OW RIT
98 nmOVI P6.A; 1OUT TR THE BOTTOM DnC1
99 N1OV A,~( 0H: DP.SAB .E THE ? FTTOM B40A L.ATCHFS
no nunOV P4,A
1I1 HERE4: .NTO HERE4
02 HFERES: ,!TC0 HERE5 : WAIT FIOR TO TO RE PRESSEJ:I
!0 MnOV A,'ROH R DISABLE THE LE/ F AC TIn XPANnR
104 rITI. P1A AND ENAFLE THE TNPUT SWITCH TIO EXPANNIER
105 SELECT: . MOV1 A,P7
10A .JB3 AONLY
107 J2 FtNt !Y
10s .J Rt CONLY
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M ;.I 1,A
M O ,V A, P I:NFTRM WITH A [RYFDl fYLECK
ANI.. Ah'
I..'O FftF
MfOV A.,i:fH : T![RN FF TE FiTF r TRANISTTOR
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Tr!.RN,, ON P -A A
T!RN N P~:. B
MOV A, .34H
It TL P ,1 '
.,IMP SEL.ECT
MOV AI, sI
.3i TLS P1.4 
,:MP SiECT
TURN Ii PiA ti -- Pr
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. r :* P4 T'4fi'ATT- THF .OP N PiTTOM V AL !.
PREcS TI,
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MOV A,tR0.; TUlRN OFF THE TRANSISTOR, ENA4B.E THE IF'.T S.4ITH
Ol.ITL P,A S';ITC TO EXPANDER, ANO DISABLE THE LE fLDAC TrI EXPANDER
,pm P2FA . nISABL.E TE AJIN PRORAM O ExPANDER
JNTO HERE. I
JTO HERE: WAIT FR T TO BE PRESSED
MN R .20 H
MOVD A,P7 ; M T 4 HIGH BITS OF THE
.iJV @Ro,A i FID VALUE TO MEMORY LOCATION 20H
INC RO
MOVI A,P6A MOVE T l. 4 LOW BITS OF THE
MOV .@MR, A FIELD VAULE VALUE TO DATA MEMORY LOCATIfON.T 21H
INC RO
MVi AP.5 ; MOVE TE 4 HH BTS OF THE FIRST
UOV .RWA 4; MAXXiMHM VALUE TO DATA EMORY LOCATION 22
M VD P4: MOVE THE 4 LOW BITS OF THE FIRST
i)V PO, A ' MAXIMM VUALUE TO DATA MEMORY LOCATITN 2.3-
.NT1 HERE3
JTI HERE4 ; WAIT FOR Tt TO BE PRE'.&ED
INC: RO
WVD A, P7 MOVE THE 4 HIGH R!BTS OF THE FIRST
MOV NO, A ; MINIMUM VALUE TO TA MEMORY LOCATIONl 24H
INC RO
MOVD AP6 MOVE THE 4 LOW BIT; F THE FR;T
.O3V 9R0,4 ; MINIMUM VA.LUE TO :gATA MEMORY LOCATION 24
INC RO
MOVD A,PS ; MO IF THE 4 HIGH ITS nF THE FIRST
MNV R0,4 A BOTT1 VAL.E TO DATA MEMORY LOCATION 2H:
INC: RO
nMOvn AP4 MOVE THE 4 L.OW ITS OF THE FIRST
M1OV ROA BOTTOM VALU;E TO DATA MEMRY LIOCATION .27
JNTO HER..
.ITO HE6 WAIT FOR TO TO E PRE.SSE
INC PO
Mn V APS MOVE THE 4 HIGH BITS OF THE SECOND
MOV ROA : ?'AXg4IU'. VALLE O DAiTA MEMORY LFCATION 2H
TNC RO
'MOVn AJP4 MOVE THF 4 OW BITS OF THE SE:.OND
NOV 0R0.A ; MAX.T.JM VA.IJE TO DATA MEtORY LOCATION '29f
,NTI HFRE7
.JTl HERE WATT FOR T TO BE PRE-SSED
INR RO
MOVD , P7: MOVE TRE 4 HiH RT.S F TE SEONrD
MOV ROKA : MINIMM VAWF T DATA MrIED_3Y LOCATION Aq
MCVD AP6 MOVE TE 4 .ItOW BITS OF T SFCOND
MOVlt FRA ;I MINT1.mM VAL UE T DrATA MEMORY LfiOACATIO 2
INC RO
MOVl APS, P MOVE THE 4 HIGH BITS OF THE SETifNrMOUV R0,A; : MIMU vUL TO ATA EIMORY tIOCATTIN 2f
MOVDI a A.P4. MOVE THE 4 !L.OW BITS OF THE sEC.ND
MOV @R0A ,BOTTOM VALUE T DATA 'MEMORY .Ca tTION ?;fr
iNTO NEFF~ ) RE9U o
,JTo HEREI .0 WAIT FOR TO REFORE THE MOTOR STARTS
1 09
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START2: MnV R4,.#-I: AtIt W ,,.iY 0I) ATTEMPS r TAT T MFOTirR
M AO #,.40H DnT.AIE THE INPUT .SWITCH i0 EXPANDER
1OHTL. PA4 AND ABIt.E THE LED/DAC TO EXPtANDER
MOV A, #O(:H: DI-SAB; E THE. 2 MAXIMU!M A4C LATCIS
MiVO ', A; AND EN.F TE .2 CTFL DAC LATCHES
C.R AP Dj!.A.E THE 2 MINI.IM
mVO P4, A AND 2 TTO3M DAC IAT'CHES.
MOV RO, TE 4 





MOVf1 P7,A ; UT TO THF FIELD DAC
INC RO
MnV P, Rn Mr CtHF 4 lOW BITS
MOVn PA,4 ; OUT TO TlE FIELD DAC
MOV A,0.0? : DJSA.BLE THE 2 FIEL.D DAC !ATCHES
MOV PA ; AND ENABLE THE 2 MAXIMI.M AC LATC
TC PO
mV A4,R0 : MVE THE. FIRST 4 HIGH BITS
MfVtVD P7r, . OT TO THE MAXIMUM VALUF DAC
MOV A R0; MOVF TE FTM.T 4 LOW BITS
M3VDl P6,A U.iT TO T,-E MAXIMUM VALU.E DA:
I-CLR A: DIABLE THE 7 MAX4IMUX  AC LATCHES
1MOVO P, 4A
MOV A, *#.fH; ENABLE THE 2 MTNIM iDAC L-ATfCHES
MOVyO P4,A
INC RO
MOV A,.0RO ; f'IVE THE FIRST 4 HT( RITS
MOVD P7, OUT TO THE MINIMUM VALUE DAC
INC RiO
MOV ARO : MOVE THE FIRST 4 LOWg BITS
MOViD P6,A; IUT TO T MINIMUM VALUE DA.r
MOV A,.t:H; DTSABLE TF '? MINIMUM DAC LATl.F:E
MN3V P4?, A AND FNABLE THE 2 .3TTOIM D.: I ATOI
TINC RO
1OVJ ARO MO-vE TIlf FRST 4 HITH BITS
MOVD P7, A: OUT TO THE OTTO VAt UFI 0AC
INC RO
MOYV A,RO: MOVE Tnf FIRST 4 L OU FITS
MOiVO P,A; OUT TO iE TTO M VLUE DAC
CFLR A, : nTrI.AlE TE ? POTTIM 0'. LATCHES
MOVD P4,.A
MnV A,OCOH : DISABLE THE LEn!DAC I0 EXPANDER
OHTI. P .A
lR A EIARP. LE TF MAIN PRFOGRAM T0 XF''NDER
O.Ut. P,4A
.M!P RFST
nMV d4,- I ; T.IT1T WA4T^ FOR t TIMER l'NITT
.OV TP, , WITTTM WA1TT.S FR OF LDITTS OF TIEF
-TRT T : EUAI. TO THAT TN 4



























































































T'T:-TT M-,-4IU T-4 MR1 A'-.$SMR LER V -4.0
t" Ni TH1 F M1OTOR
ITN M S f'tF iCF STATFMFNT
: FTERNAt T INTERRUPT PO1IT.TNES
MFtV .Fi
"-tfl P 1, : T!IrN FF THF 1in Fi F PHA4 AVNl T1RfrNI' IN
ANL P OOFFH ; T.iRN4 fiF THE PfROHT1iT TON OF D,C
.R A
MfiU T.A
.TRT T: '.TART T TR FROM 0
MJV R5,:6 t : NUMPER OF TIMER UFRF! O,; B EFO RE 
THE NiW -!I"'A-
R',F'TARr T ENTERErl.7.:C ii: ....





MOVP P7,A FNAFR'.E NEXT PHASE TO TNPfT Tn NTERRUPT
MrV ,4,,-: TF AN ;NDFRSEPEEDl OC:URS Airi.O 10 RE'TAR5 T ATTErmPT
RETR
MPV ARAFnv ., 
ilU ITI. P, ' TURN tFF Tuc 1. PH-,E ANl T1"'1 A'
,-N! P1,4 0FH: TURN -IFF THE IPR iP' TIN OTF .C r
Ct..H A
MOV T,A
:TRT T .- TART THF T MR FROM }
lV F 5,46 : NUMER OF TMER O.'ViERFL OW' EFORE A
THF NW F:,E
R:TA,RIT - ENTERET,







Mf,Or P7,A : NAB E NEXT PHA4S TO '..P'T T TNTE4rF'T
.:t p rtI AP. F fAiL THE MAIN PRRAl M 7 fX F'Nc;-, .;
A !L P 4 .7r , " N R TH u ,: 5/D FT7'i C',U NFlF,
MO A, i, : TiT: AR i F THE FTFI: i.: T. ;
MfVP ' :  ,T " '" 'N T' ;l ' rm.A t- ',M f'it. ! .T,f:r5n , D...t.! R, : ., "C. THE MiMUM ND F:TTOM1 .AT: 1,F:-';FS
rMOV.l P4 A
Mr,, R, 4?,qH
MtV A, RO ; MIfVF T!F F 4tTiN  . .... TT
Mic,,VIl P7, A - T TF H MAY 'XMM ,,,, : i'












































tISS-TT -RI-4 iUPT-41 MACRI






































MfV A,RO' : MOVE THE SFCIND 4 lnW ITS
MO0 P6I4 : OiT t'l THE MAXIMUtI tlE '
G.1R A: InT.ARIE THSiE MIAXIM. TAC LATflES
Mfvn P., A
MC' A,:OCH FNABLE THE MINTMIJM l.: LATCHES
M.;IVO P4,P
Nr Ro
OWV A-0 ; ;MOVE TH-E . FC.iN1 4 TCGH R. T;:
MOVr P7, : . T TO TiE MINIMUM VALUE fPAr
MOV A, nR: MOVE THE .ELCOtNn 4 LO.1W BITS
MOl PA ; Ol TO THE MINIMUM UJAL!E OA
OV A,~,#}0.}, DI.SAE THE 2 MINIM.UM 1. T'AC LAT,.S
MOVD P4,A AND ENARl. E THE 2 B COTTM DAC LATCHES
FN Ro
MOV A,@R0 MVE THE SEC OND 4 HIlIH 1TT3I
MOV) P7, A O UT TO THE BOTTOM 4AC
INC RO
MOV A, RO' MOFV&E THE SECONDt 4 LOW BITS
MOQY P6, A OUT TO THE BO.TTiM .':
CLR A DTSAEIE THE 2 BOTTOM 1AC. L ATCHES
MOWV P4,A
ORL P1,8OH DnISABLE THE LFDP/AC iO EXPANDER
A.N. P2,# 7F ; ENABLE THE MAIN PROGR 10TO EXPNDEE
MiW R.1. 7W DnATAI ,' STORE THE LOCATI N fCO:NTAINING TE ADnrES.'
; 3F THE FIR3ST T INTR .T ROUTINE iN R3
RETR
MnV A, -8 1S START DELAYED FOR 18 UNTTS
CALL WITTM
OiRL P.I,#IOH ; SWITCH N THE FiTD TAI.VISTO. ;JTIl THE FTELJD
CiRRENT REA{ES THF VALUE 3qETERMTNED Y THE FIE-D 1-AC










; .ONFTRM WITH A FILAYE CHEiFCK
















































MOV R6, Oi H
M'' A #i04H SElECT SENSfE INTERRUPT
MNUD PA,A
4' aDIIR:E IN R2.
MOnVn P7,P: ENA.E NEXT PHASE TO TNPIUT TO INTERRIIPT
MOV A.R7
ORL A, #OEOH
nifr! P1,A TIHRNJ FF THEI FI-l tANn TRN iN THE SF CTED,- PHA.E
f-Ni. P',OiiH i TFN FF TrE pri-OiTTT'NT i I; WilRNT 'ET-TIAr itA
CLR .I
MOV T, A
STRT T; START riE TTMER FROM 0
Mn -sP5, NjMPFR nF TTMER OVERFLOWS,




.Ei,JN7 R i' nL
STOP TNT
JMP RFSTRT







MA V A,#f:H :' TURN FF THF TRAN'-T:TFR
O!.iTI Pt,'A
TNf R4 : Tf fi RA P TIiF TiPP T HE. T T TL;S PFtl'r: if ATN
,7 HFF I 1
-,P . rIT. , !, T
,_jT! HF'I 1
,!TO IiFRF! 9
MV -4,1-1O : ALLFW i0 RESTART ,TTEMPFT
.h" MREST
-Tr3 -












"l1 2L j) 'PI(
,: ....
0 fl d 49r(f 'J':D '.3
i.', 4
l 1i .F .f4










































TRIS-TT M -4 1HPT4-41 hMACR 4E. .FR. ,'0i)
RIIN MEK MO.TR






























ASSMr _Y i MP.ETE,
PA' 7
S0URCE STATEMFNT
MOUV R,#:Lt3W DATA? ' RT F THF "HE. LOATJlN CfNTAING Tu AF.REC; nF
.' 
TENRRUT R.JP TIN TT ,81NCE$ TH F tRC
























































AFM4:, :'F:T Ft,Lb F EBR!G XRF TITL('.lRSTANT STTWITiN DELAY')
T-:T:`- M,e-:.-4/llPT- 41.t MACRO
,-,nfc--.At,, :.ITC:NrG, DELAY



















































PRGRAM TO RUN THF MOTOR WITH A FTXED TIME DEiAY AFTER NEXT
PHAtSF FI.TT'I BEF1RE PHASE SWITCHI I
INITIALLY THE FELD TRANSISTORTs T Tl.RIND ON AND THE FELD CRRSNT
IS A.LOWED TO RISE !.NATIL IT REr'iES A LCVE EiTERMINED E8Y TE
: F PFL.D DC: VALUE FED TN ON THE INPUlT 1ATA SWTTrES. A RESTART
WILL. ALSO 'SUB..ET FED I.RENT TO Ti -F. ' E REUArTION. HA.:
; C1RRENT WILL RE IEPT BETWEEN MAXIMIUM AND MlNIM.Mt I'E E S DEFTRMTIEF
: BY THE MAIIMJM AND MINIMUM A. VALUES FED IN C T-E INPI T DTA
s ITCER.F. EXTERNAL NTERRUPTS TO NDICATE DrET.ECTION F THE
NEXT PHASE uIt.l BE TRTG.RED BY ZERO CROS.3IN.' S Oi THE ENSE
WAVFOFRMS GjIN FROM NEGATIVE T POSITITE POLARITY, PRESSTING
; THE Tr BThrrN WILL START THE MOTOR WITH THE TIME .AY ORIGINALLY
SPECIFIED, TO C.HANGE TO NEW TIME DELAY VALUEq RET TE INT
: DATA SWITCrES APWRPRIATELY AND A.TERNATELY PRE'$... TO 4ND TI,
; TO RUN THE MOTOR:
1· ON P73 TO P60. THE TOP SET OF INPUT DATA SWITCIFES, INDICATE
; THE FIELD DAC VAIUE WITH P73 AS TE MSR AND P A THE .LSB,
ON P.3 TO P40. THE BOTTOM FT F INPUT DATA nSWITCHES INDIC:ATE
THE VAi. LIE. TO E APPE T lA. ADDRE`3l&S THE MXIMUM VAL(E
(TOP) COMPARATORS WTTH P: AS THE MSB AND P4h AS THE 1 S.
PRESS TO.
2, ) ON P73 TO P0 NDICATE THE VA.UE TO BE APPLIED TO THE fl.A
ADDRESSI'NG THE MINITJM VAL UE(MID..E) C :RMP ' ATORS. ON P53 .o
P40 iNDICATE THE VALUE TO BE APPLIED TO THE AC: ADDRESSING THE
; BOTTOM COMPARATORS.
; PRE T!
3,) ON P73 TO P40 INDICATE TuF DELAY TIME AFTER NEXT PHASE DETECTIf
BEFORE PHASE .WITCHIN 3s TO OC.iUR.
PRESS TO.
; 4. } PRES TI TO RUN THE MOTOR.
5; .) TO 0CHANGFE Tn A NEW TIME ELAY INDICATE THE DFSIRD VALUE AND









IJJ.MP TO TE EXTERNAL INTERRPT ROU!TiN WHIOSE !,OCAT'N






DR LOW ' rVRE2
MfU A, 80H 3 TURN OFF THE TRANSTSTORRR l THNAKE  TNPIIT -WTCH
Jt_ P IP,A : i0 EXPANDER, AND niSAL~E IHE LED/OAG ' 0 XPAlDER




I-.-' _ .' 'tT -.W T Tl TN .EIV -yIil. Hl !P  . . .
I P. hOR. J LI T J S:OrlJrfC? ':TATEMENT
55 HERE?: .TO HFRE?
MIV R. ?OH
5i7 MOVnIU A P7
.,.. S WA P A
Mrv R A
MOVrD A, P6
',.7t xtRir, R A:
MnV O, AR? 
A9 ,NV RO
M. r,,' R?, A





















MiV r' A ,-
.. i -.MOV-. , ,




M5 inp : !t
g-.;sl n ,FJ
WATT FOR TO TO _F- PR -ESSE
MIVUF TF FTF ln nAf': AI .I IF TT I flTTN 0,, -,
.M..... ..E THE :,X-I,, fA: V.J ,IT NATITN 2i . NMOV E MAXUM DAC ALUJE NTO'f I. U,,I
WAiT FOR T TO EF PRESSrED
MOVE THE MINIMIJM Dl VA LE INTO LOCATION 22H,.E ' I, RFTtl  .A: VALUE lNTO I :LOTCAi TINJ ? H
MnT FR T O TO BE PRE: LF T .f UTTi H
NJ(T F T T PF F ...-,
MinlVl R A : UIT THF H ITS I RI
'II , G A
'Ci Ap 
Mi''fbT¢.! .P~
RIAR2' -iT T... ON T R .- AI
Ti: NF .r 1 T TT P.' .t NPUT RT :-;0 THAT AN TT 0 YlFLF.
: THE ALLIS' TT.C fL.Y
n Ri T1E 4,IG TNP T ITTS '- THAT N iNPUT : YIFI..-S
, THE S1,!AU_ T ""'N- 'T
Ti-: RF : PUT THE 8 W DiELY BTTS FFiR THE LrIN? ELAY NTO !OC'ATION
..... , , , ,
MtJ At l 
' RO 3PUT THIF '8 HI3H rI ' iT'S FlOR THE D.JNZ FL 'Y iNTO .C:AT:TfN
-./ R . APIF JI HT :?. 't?N;F! , 4F-H · T::;Ar. THF :a' NP! T :';,"4T: I E-'f'O;'gi
PtC, I
i 1 .9 ..




















f -7 1) 
r'il fi, 
,-)a 2 I !n.
. ,I
,NST, ANT WSTCHNTS DELIAY
!'ICr FpI TNIF .SIICE STATEFMENT
004f: :19 110 lTI PA ; a'N ,AFi:.E THE F //1A' T , c --mAinFR(t)4n ?' 1I1 MnV Ah 40CH DiAR IF THF. 2 M X IM Ai LATCI.E.
004fF fn !12 MOluV, 
.P', DA[NARIE T4l 2Mi,, , )A.AT,-'H
090 27 113 fJR A rBT°B E THFE *2 TNIP?'IM
.J . 114 V 4!..A... .A 
.3TTOM ..... AT.CnI-.
057 B820 1M MnV R0,#?A2H
atl004 PC0 I 6 ,O aR MOUE THE 4 LOW RITS IN 1LOCATION r? I10 T T 10009';9 3F !.17 MO1VI) P4SA THE FEL17 nP6AG
0, 0 9 47 1 1 !: 7 W A T T H E 4 HI J 'H S TT IN I CS A T T O 2*20 H I T TNO7 F i1. MDVD P7,A THE FTFL1) IACflO9R 130. 12 MnV A4 .:03. .OIARIE THE 2 F I .- -ATS,
F; 4 "'": 11 M_!lD P5 A A D D FABLE THE 2 MAXnIM' i A L ATCIES
00.58 It INC Ro4 _r1 1P23 MfOJ NO AlRn A NO lv THE 4 VW R IT TN I CATT IN .H 7OUT O
005)r .I f24 MOV. P4, : TE MAXI1, T1Mfj VAI.L PI-i00F 47 129 
-I P A r'MOVE' THF 4 RT1GH BTT.'I T I OCTit0N 1H .IOT tiS F: F .6 AM VD P74A; THIE MIUA ;i V,;E A11
i.0060 7 C .'R A
0 04L1f 31) 135E NiO5 V I p 9.p , fsl2i? BLFRE THE . M AY t P tlUM BiA G. I AT.nF
0042 23C 12'9 OV A, 40CH0Cf44 r I 0 MOVD P4,4A NAR IF TE 2 MINIMUM rlA I ATCES
00.4 1 131 INC RO00.4 FO 1 tlNMV PA,RO MOV:E T1E 4 LOW BITS N IC..ATIiN 22 Ill ST TO
004h7 :F 133 MODVn PAA THE MITNISMIIM VALE At(1O06g.8 47 134 SWAP A MOVE TH 4 HIOC BITS i. O ATITN 22H O5T TO
0049 :C 135 MOVD P7 A THE MTMIUM VA.:F nP :004A ??0n 15 NV.n A.#O3H nTISALEh TmnE , iTn.31-t1iM I fH N! : cQOOr A C i t3 7 ¢ v 4 ; 1 3nMIN D , P4,f F i fA; l 2 3 RT5 M '.i :A !
0056n -t " 1. INC R
00 F FO 139 MO1 A,4 RO; MOVE Tr ' 4 1 i W B; T ; i A i i 22-'i H Ot:T Ti-fO1AF E 4 o MVO P6, A TE RO T TIM 5A(P007n 47 141 !S4WAP A MNOVE THE 4 HiTfjf RITS IN l rATIN 23H FUT TO00j7 3F 142 MON P7, A T RE FITM [AC
0072 27 143 CLR A
(X)73 3t t44 MIv P4.A DT ISALE THE P TTM la LATcHcS0074 30r 145 MNOV A, if)CH
00374 :R3 l44 nUTI. P1.n ; DISALE TH iED!AkC: TO EXPANDER
0077 2 7 147 CLR A07 : 14P, IITI P?,A ;A ENAN E TWH MATN PROI;AM TI EX-,,, DER
0079 4r79 119 HFR7: ,JNT1 HEPF7
()7P A7P 190) HFR: .,T HRE; WAIT FR T.. T OE RESD
h0 7 f'5.lt RO.FA 19n@.s1 E $13 .NOV R4, ; A.'U.O TINLY 0 [aTTr T 3 T A TART TF IOT;i
00W RRO9 1F,2 .TAIRT?: nOVt R.4LOW nlATAI STORE TT 1 nlO.ATIh, G T INi TF FRSTTic ~ .92; INTE~4RRU'PT 4H)rFfj TI5N :3
00s81 234 194 NO AS04H
00i !1 .F 19 MiD PA,A : Z'r;T '3 INTERR-'fg054 Rm14 19 MOV R5,I#? NI (IRR rF TTFR FtVER'F1 W' PFFijRE A ESTAR;T I:I F-EI'2 EP 0A , 04,F. 157 JMNP MRFST
125
... ...... ,,.,.... , :
140~.IO?7 S27 UROU INEA
0088: 2-n FF 14i6t 1 A T !T: .OV ",4-t W ATTIT IT TT R I TM, UNIT000'A AL12 WA'TTM: nV ,A WWITT TS FAR il OF "NITS' AF TT- !
00 96 143 TR T rfIU A1 TO THAT FI 
01581R: 1'90 164 IWAPTTF: ,T WTMF I .TF WATT FR T MER F1A
...........~  i, i
117
T!UqTIT Mrw-211T-41 M UZO A&C~ SEMN.F.R VOS ""R "
TT.- T l:/-48/t.PT-41 MACRO kF-;:EMRI FR VPA; 4
.ONSTNT J3WITCINGH .1 FAY
LA. OI. i E SOUItRCE STATEIENT
ol0nF 04.c !5 JMP WA[TTF
t0090 A 166 WR: STOP TCNT
009! ' 1A7 RTR
16 9 ' EXTFRNAL. NTEI.IPT ROUTINES
(1092 t7 99 V170 SERVE: I7N RE1 ; ORF1EENT 8 LO BITS rF TME AY
0094 FA92 171 JNNZ R,ERVE1 DEC-.EENT 8 HIGH BITS OF TTME DELAY
172
~094 FE t172 Mt A. R6
(69h7 4.0 174 ORL A, OEOH
009 :9 !75 1OlfL Pt1,A; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
0i09A 99P F 17 Ai. P,#)OFH: TURN OFF THE FR-ITBITTON F AC REGULATTION
177
l'09r ?7 178 Cl.R A
A090 62 179 MOV T,A
009F 5 180 STRT T START THE TIMRE FROM 0
009F P.Oi4 181 MOV RS, t270 .N IMRER rF TM OVER FLOWS rFORF A WFSTART IS 47TErt
132
OnA FF 1*' MOV AR6 : I!Pn.TEF PHASE IRETGISTERS 7,R6
0ft2 AF '"'4 - MM" 7
. A
0l1A.t 47 5 ScWAP A
.)B4 4' 1:VA 11I.3L A,7R
(F.lA5 F7 1:7 RL. A
000A !'t-CJOF A M. At F
5HA8 A.IF ::9 MOV RARA
190
0fA9 F2 191 4MOVD P7.A R ENA.L.E NEXT PHASE T INPLIT TO ITERR!F'T
A^A RC.LF,4 193 MO.' R4,4-10 ; TF AN UNnERSPEED .C F:F S AI. W 0 RFSTART ATTEMSPT
194
COA: R824 1 9 MNOV RO ,#24H
flOf FlO 19tA MnV A,eRO: PIT THF IO, W BITS F TTMF nLAY J^N LP.T_..%T. O. 4
O,'F A9 ,97 'FV R1,4 ; INTO R.I
RN).F t 193 I N RO
00R. FO '1 MOV  A Ie) : PIT THE r T!I4 BITS ' TT F ;EI.AY IN ' I-t i 2-,!
; t4M4; R.. ?,A ; INTO R2
;iJR'-: Io: ',(ll RFTR
02
Oflr4 F7P4 3: SEVF2: ,lJNI7 RI FRVF2 -EMFLI THER .1 ITS F T : F , Y
'O, RA F'R4 2604 iN7 72, S SRVF?' ,I'. CMFNT, TF 3 TYIH RCT,- ' TIME FLAy
705
E '.. ~,?=' .-O 27 iORL Ap . F
, ')( oo 3 ;. f::: it PI .. T.:. rFF T4 F ;!.f1 PF . T,, 'iF:N T -,,F '. jF':F
·i S ; 7 .. .. 1 t ., ? .. .
CI;rF ? M-, V T,
....... . ....: i :TRT T 3TAR  TH T.CFR FROM 
"'.1 P4 M4' V F,.5i : NJ.I':t:FR FF fTIMR n:F,,IJ- , FF, P.a FT ''
"AC.-, ,, - ? ..... ?-,-.. 9 '4. 219sijjE-. F- ,, A, MV ... : I.'!ATF PHAg'F r..T?-.. R7,..',
.,:';(r},r '~f ' ."17 Ml-J R7,A
O(]Cfi 47 71 R RAP A
; , .i .''' ' RL .A
i 1o
r',T-TT SWTL-4:HTNfl T-1 EY
L 1!.l s ."
.: n.r : I 'T, ATF'FT
ANI A, )FIH
MAIMfl P7,A FNABR.F NT PSA T 7NPUT T T7RtIP
O .'S 4,4-.fi : F pAnl 'UERSPFEEP AlRPS "t! ..u ! 0 R ESTRT F4'TTKFPTCS
lI PF, 0flU- 1TI F TF iAIN PR. r.,-iAM T FXPANDFR










MOV R2,4 . -u- r7 H wfO ,'-T,- '
...V . , PUT ,, TE r GH , T:; IN '
TFNC: RI, ADD TO AE n LTHE ; !T SO THAT N ,.tqT i YfItfS T.
,:;14 t ~.ET T.E,- ORE'[Ai
INf: R2;1 ADD i TOr THE "H:3 I, BTT..S I. TH.T AN iNT .f ii YIEDS THE
rO'TaP2
TMS R2FP ADD FATO TO T,:H BOS T TH; PT CT;i YNTr TE FIRST If TMOV A, RF'fJR,-' UT T3'E 8 I_0:.4 4IS F TTMET TH - ;.Y
MnV PI,. ; INT, TATWIN -"H
IN ' ) ; PIIT TH HIG 'FTT F F:FI 'Y
,R . ,dT..;- F- THF TNPUT SWITCH F .T EXDER
.I. .. .. r : . .... .... TH MIN FR TOn F ,~,v
RFTR
.At. WAiTT
ARFtSR -;: FN """
:^' r ttF.tAY F:rF' 5o t'NTS'
RRIF PT
nRLS P1.tiH "U :-WITCHT !N THE FFIED TRAtN.'-S':TTR UiNTTL THE FELD 11 RE NTiS,'" THF "1 -' Y ;TiEti FD ' T. ' _ i';






C:fiNFI. TRM iT A DR!FlAtYE'r F:HF
NTT'IAI PFi i"TTTTN $:;pl':';_, :':;INL T7' DF T i riFniT)


















































r!7-n ^t: 1 !5: 






:I-'. .! ) .













,IMP SO;F- .%N!RF ,qCm.ANTNi PlSTTON D
,fRI 'i0 i,'SETJ ARB MEANING POSiTTf, s
,iP RRI SENSFn rA MEANTING P.3iTI.N B
: nEFINE R7 A'S CU!RRFNT PHASE SWITCH, R6 S NEXT PHASE SWTTC











MNOV M R0 PtT TE
NOV RIA : INTO RI
INC. RO
M'J AiROP: PUT THF





8 LOW BITS F TIMF DELAY T ..rCATIINJ 24H
8 HJ1iH BITS OF TIME B.IlAY JN LAt ,ON ^ 2H
ENAR.E NEXT PHASE T INPU!T TO INTERRUPT
l.JTL P, A T T.RN FF THE FTELP AND TURN ON THE SELECTED PHASE
ANI. Pt , tr FH ; TURN FF r14F PRtHIBITnN OF DAC C.:RRENT REGULATON
CIR A
MO TA
ST'T T: START THF TMER FROM 0
































































r..T. INMCT -.-481PT-41 AmlOCn ';, .ILKtFR f,O
'.n -:T.r' ':W.JT IN G ;t.Apy
P Ai: 7
RIJrFI, S-TATMEN'T
r TORE THF Il ATICN ' N~ TINII TIE AlRF'S f
: Tr [INTERIPT RiJTINE THAT CHANF.S THE ELAY
TME N R'









T!.RN OFF THE TRANISTOR
10 TRIAL.S ARE LIP T.hEN STFP TILL T IS PRESSED G(A.IN
DATA2: TORE THE i [.nTIfN CONTAININ THE APFREfSS rF
TH E NTERRPT RUTINE THAr CNGjES T4E iE!AY
TIME N R3
W.R.4: . JT! :PAN42
JTF T 4
.,MP W KL4






































































































W -.rft t3-K. "Rt
1011
010?0133~
1: MMrt R3.41-ilt nATA
.M4. :Ft:VARLt,MAN DFIPBUi RF TTTLF(' TI I. SWITCHTIII FLAY')
iTRT-T f .- 4R1 IPT -41 MA.CO ASFMi.l E, VI ,f PAGE 1
VNARTIAR F SWTITCHi'rn iElAY
i cJ O. I . Ie .iljRCE STATLiENT
J : PRnORA Tn RUN THE MOTOR AT A FIXED SPEED BY VVYINO THE TME
- 'JE .. . O
ITNTTAl Y THF FTEI. TRA)N TITOR TS nE N E i- ...n , Ct!RRENT
, rs A{.O.D. TO Rrs c UNTIL IT REArHF: A L/FI .ETERMT.:,I'_ RY TI-(
.f5 ' FTF~r T.R D AC Ij~lR!!E F TN FIN T INPUT DATA DTE*', A RESTRT
,. : IlL !SNi.!.r SJ'R!JrT FIEL C;flif.T TqO T SAME Ei.ULa TIONS, I'""J
7 :; CI.fURRENT WIl.. BF KCPT ETWFEN MAXlM AND MiNMl!M LEVEL; DETERMINDFI
iY THi;F MP'AXIM ,ND MIN IM J. ;A.IIES FED Ti N R TFE INPIIT F ATA Y.TiT .,, ,
Q9 ' ITIF INTl T NIME - ^t ,fiN THF rTMFi gNTFRV! FFU Ti fJ,,:Ef, E
.1 P.A. AT -H i rI:.:Ri FrIX SPEC -RE FFn i N Tl TN TIN T fATIA
It ; SWTTF.:NER, 1W 'I A.CIJI..ATI.F OF PATUI.I TIME INTERVAL - EEI;RE,_
2 M TI ITERVAl. S PERFORMEB FOR5 4 :.ECTfL TfiTI PH'.fHiES UI.. 25
: RE.iTSTERJ ARTTIM FTIC, F TRES!LT IS PO.S!TV, THErN THE MOTOR
4 :-5:im A IP E s TON 4.OW AfND THE DFI AY TIME JS nC R '-CF. T IF T-IE '1r LT
15 : S NEATTIVE THEN THE MOTnR SPEED IS TTON FT rND THE: DELAY
TIME IS IN.R.A:ED. TF THF RFU!lT iS ZE,'i TIF SPEED iS I:mRRECT
17 . /kND THE £P.FLAY TNTMF S LEFT I.kiJH-fiOEE, t/ RESTART WiLL NOT RESTRiT.E
THE.I T!TIA. TIE .EI.fAY, AlSr.r FED IN ON, THE ,1TSTT DATA IiTT,, . ,
9 : IS THF NIBER OF PHASESFROi~M 0 TO 2.) TIHAT AE T1O ELAP'.: BETWEFN
; EERY '-ET OF 4 OfNS.ElUTTUVE PHAE.S THAT . I I-,D FO1R SPFEE '""rElTIn.
."".' EXTERNAL INTER.IPTS TrJO INDItTE DETECTION OF. -FE NEXT PHASF
., . ' INTr. E TRI!3EREO BY 7ERO CL.RS.:,: i OF T'E .SENSErc A'ERlMS or
9 : FR OM NEPATTVE TO PGITIVE Pl ARITY.
24 : TO RUN IHE MrTOR:
:1 T ON P73 TO Pn. THE TOP :TOF DTA INPUT SITCHFS, INDICTF
46 : THE FTFsD VA.tlIIE WI.TH. P73 ARS THE MSB AND0 P60 'S TiE LSB.
7 I ,PON 3 TO P4, TH E TT OM S.ET OF iNPUT TA SWITCHES, NII.T ATE
if ST V.JIITE TN F APPL Il TO TE . A( A DR.ES ~ TN HE MX I..UM VfAtLI
(TOP) CIFMPARATORS YITH. P3 THE M.$ AND P4n A$ THE l-S.
0 PREOSS TO , T
:t! : 2 ,, ) FN P ,73 TO P0 INDICATE THE VALUE TO F APPFt.ED TO THE nrA.
.-. ;P40 INDICTATF TH E T i SPPEf.TrI TO .THIE A r T THF
34 : BOTTPOM CnMPARATOR,
:5 : PRE. T TI,
I"R THE 3 ON P73 T PD40 IrNDICATE T INITIAL. nRE..AY TTIME.
:37 ; PRESS T.
Ft s:iR ; 44, ) ON P7? TO P40 INDICATF THE DESIRED TIMF INTERVAL FOR 4
:39, ) ONSEC! TIV PHASES. t F AVT THEir P7R rIN TE i POiF TT iON PITSl
40 TI THT I M!;T SFRVtE AS A + OR "'-'""' IN ~ -UPTR',I .-..OPt f .N
41 : OF ACTAiilI TIME iNT,RFVL -IR;. N ODn TITIF 'INTERVA
4?7 : PRF..S T!,
43 : Fi, O N P73 TO PAO INDICATE TF NJ!MRF.R OF PHA:;FS THAT ARE TO
44 , APF .FTWFEN ELFRY SET OF 4 P'AS'E,, ,' S T_. ts ,,,-*45 t nRSpED . ORRECTION,
47 .i pR '.; TI TO RU:N R RESTART THE MlTOR,
458 , 7, ) TO CHAP7 F T A NEW TIMF INTERV'!. FOR ONSEclTIVF F! A:;SE 
49 : NDICATiE THF DESIRED VALtUF iNit P7 TO r40 S ND l TERNATFR P FS;
50 : TO AND TI,
51
0000dOfP 52 ORf 0if
9;:l 2vSr,: SYSTEM RTET
(]ON;3 ?3)4' 94 iMP RE'SAT
i??2
r,'..r.-T . .:-4St./PT-41 MACRA SS-i.;EMrER, v',)




IMOV A,.R3 , .!IMP T THE rXT'RNAL INTEPRUPT R;TUTINfE WJi.SE L.ATil:J4






nB 1. f SFRVE 3F
: .c-tR.JMUTINES
Mln A,4.-1 ; WAITIT WAITS FR 1 TTR NIT
~Mv T,A WAITT WAITTS FOR .OF UNITS OF TTME
SiTRT T; EQ!LA. TO THAT IN A




: FXTFRtA. TTElRRIlPT RT,TF.R
D.JN RSERJFl ; ECRPfEENT THE 8 I. nW BITS OF TIME DELAY
iDJN7 R2.SER.VE: E.rCRENT THE r 8 HIGH BITS 1OF TTME ELY
MOV A RA
rl. A, Fe0f
r.gT. PA; T!.IRN FF THFE m.D PHASF AN T.f. RN N TH . NE PHAS
ANL P1 ,)fH ; TIURN OFF THE PR!TITTON OF DnA fREfi.ATION
Cta A
MInY T,A
STRT T ; START nl- TTME.R FRnI 0
MOv R4O, #3!1H ' .EAR THE. 8 H1IH ITS OF ACTUAIL
MOV .Ro, 0.: A . FFR THE NE4YT 4 PFAS .. C YCLE
MnV R5. 20 NJI MPER OF TIMER CrNFRFLOWS BEFORE
TIME I JN LOCATT ON
A RESTART IS FNTERED







Arv P7 ,A: ENAPR.F NEXT PHAS T INF T T.n T'TFRR F'T
MOV 4,, -0 IF AN UNER;.SwrPEIE OCCURS A. LLA~ f0 RESTART R A TTEMPTS
MFVU P.Rf0,Y T4H.


































































VAR TARLF .- IT T'i l n ,AY
.l.C J tINE Sl!RC. E S ATr.MFN
Io 3, A9 NIOV RI,A ; INTO RI
I00,7 18 11 TINC RO
^X1<~~ F0 12 MO1iVU A.5g>RA: PIT TE , HIH BPTTo n. TISE DTLY iN lJI. ATtION _5 .
103'? AA 13 MnOV A ,A : INTO R2
1t4
* 02A Ft"7? 115 pMOV R.f.:,,:s P.F.'EMENT THF WORING RFC .-TER L.OCAT ON 3H .2 rD
,,30Af, P0 I] MONY A,RO TO KEFEPP TRACK OF TH.EU n.R F PHA SES REM AINING
003Dl 07 J17 D, A , FFOR A SPEED CfOUNT IS MADE
)c'.AF C .4 118 , l Dt14 C
0040, AO1 11]9 . V . Ro. A
0041 '9f 1201 RETR
r(X)47 RrO'R 1 21 RAC.: OVf RO, 2,H
0044 FO OV IU A,@R : !NITTIAl. TE THF W k'INTt) fREGISTER I. CATTON RiH t-F;ER
0- ..45 tT2 13 O,. :# ; TO KFFP TRAC OF THE NU1BER CF PHAer 3 REMAINTNfi
0047 A0l 124 MOV RO.A ; BFE A PFEfI C!ONT 1T MADE
0043 BO0A M OV R:3, .F.0i DATA2 STORE TE IOCAT ION CfONTAINING THE ADURE.SR
12 !F THE TNTFRRIIPT THAT COULSNTS FOR 4 PHA.S
1t7 : IN R3
S004A 93 f ,:, RETR
129
004R A15 9 ]30 FRVE2: STOP TNT STrFP THE Tl j!.NT
131I
004C F94B I i Pl.JN7 RI,SFRVE2 E CRFMFNT THE 8 !O1 PITS OF TIME DELAY
On4E E4W . 0N7 R?,:'EE? : E. CRfENT THE 8 HIGH ITS OF TME ELAY
3090 r.. P 15 NOV A, R6
0051 43Fa 134 ORt.,l. AF
('. 39 37. NITI Pt1.A TURN OFF THE i.D PASE ANP TIJRN ON THE NEW P;SE
00(54 399 F -I RANL P! ODFH ; TIJR OFF THE PRCIBITION OF BAC RE G1LATION
139
0(5 42 140 .MOV A ,T
097h, AA }141 TV R2. A: PUT THEF TIMER COUNT IN R2
0059,° 27 142 .CR A
0099 A-? 143 MnOV T, A
005A 55 !44 STRT T : START TE TIMER FROM 0
(5R Rtl4 145 MOV R5,420 : NIMBFR OF TTIMER AVERFLOWS BEFORE A RESTART .S ENTFERED
146
0i05nr FF 147 Mn A, R6 I PPATF P.HASE. REGISTTRS R7,R
f0SFE AF !4R MOV R7 A
(-rF 47 149 SWAP 4
0nf0,0 4E ; 50 OR. Ai R 
OM.t F7 191 RL A
0)A2 5..F !52 ANI. A, WOFH
0064 AF 1 $r MOV R, A
0t054i9 AF 199 MOVf P7, : hNAI E NEYT PHASE TO INPUT Or INTERRUPT
OOA  F:RFiA 197 nO R4, #t-f 0 TF AN I.iNPERS5PEPD On':URS i li,'IW i0 RESTA.T ATTF''T,
naSXs R 7 trqq(16A-V FO 1,0L-j
n0AA P, 14 VM A. RRO
'00R E7 ,,i RI A.
G,'0, .A 1.'. M4J ,2ROA : .IIPrIATE POSITION 'INDEX I 4 P"H"SE Ci.E
f6A IO 1f 25 TJRO P.lrhiK , iAVE CMPETEn 4 4 PAsE , fYiL
0F ?7 ,4 ,R1 TR I TT .JUST .:;TARTtIt A CYC!L F
1 .'4
TRIS-IT. WS-4/11PT-41 WIWI Ac- BS FMF-'1FR, '11.0S PA~ .
T.STR-T ?('..-42/i.PT-4 MRf)























































sM1V RO,)34H 1 34Ht CNTAINS TE 8 LOW BrTS OF ACTUAl. TIME
3H: 8 fCONTAINS TE 8 HIGH BITS OF ACITS_ TIME
,' A 2
pA) A, RO; UPDATE THE 8 [LOW BITS OF ACTA. T1MF IN 34H
MlN @ROA ; WITH TIME .FAP.3Ei !UdTSIDE ThE iNT'ERLPT
JM' FINIS
I NC : U PDATE THF 8 HIGHTt BITS nF A-f AL TIF TN 35 Wfi'T TI;ME
INC @RO: ELAPSE)D OUTIDE THE TNTERRiPT
.lIMP FINTS
STRTCT: MOV RO, 344
Mn') AR? PLT THE 8 LUl RIT OF TIME EL APSE! PUTSIF JNTEPRRf:UPT
tOlV ¢RA, A :N 34H
MOV RO,2?4
MOV A @RO
IDC A ; DECREMENT SINCE I REPRESENTS THE SHORESTi DELAY TIME
AND 0 REPRESENTS THE LONGJEST IELAY TIME IN 4tLOCTIOTN 2$4
mnV R2, : PUT THE DUtRMENTFD 8 LOW ITS F DEL AY TME IN 2




















DEC A: I)ErEiET Srt:E t. REPRESENTS THE SHiRTEST D1AY TTIME
AND 0 REPSRESENTS THE I.ONGEST tEL AY TTME IN LOC:ATIN 2'1H
C1.R. C
R. A; ROTATF THE F. HGH ITe TO THE RIGHT
XI A, R2
RRi. nA RITATE THE RP LOW BITS TO THE RIGHT
XYH A R2
(tR C
RRC A ROTATE THE 8 HTGH BITS T THE RIGHT
xCH Ap2
RRC A: ROTATE THE R LOW ITS TO THF RIGHT
; ADD THE DELAY TIMEn l.RItN 4 NTERRUIPT, TO THE 8 L.O BITS F
ACTUAt TIME OUTSI THrE INTERRIPT TN LOC.ATION 34H, NOTE THAT
a: DJN7. INSTRUCTION iS 2 CY.ES 3'HILE A TIMER IRF ENT ).i:!..
; EVERY .. CY.ES THU$, OVFR 4 NTERRUPTS A DJNZ IUST.TCTION
IS 8 CY1.ERS, 3n 2 R IGIrWi ARIP, .THIF S iON THE .1N7 DEAY TE T N




INCs RF ." THEN ADD THE DELAY TIME PURI "&r 4 TI.TFRRUPT TO THF 8
MOV A, r,2 HIGH BITS OF ACTUL TIME TN I.OCaTInN :5H
AnDC A,RO
JMp F INT
MOV R,# .?H P IT THF NIMRER OF PHASFS T ElAP R 'TEEN F'cFRY
riV A, 0O ; r .FT OF 4 f:,i-Si.T TE, PHc'. <S -1i FOR .PD CiOR-RECTION
; N THE AC:_P iUMULATOR
,.INZ WATS-PI
.IMP TtHER E O. OTHER PH"'SF El.APSE RFTWEFN EVERY SET nF 4
ATSPV: MNOtV , #L DATAI STORE IE I' .TTN CONTsiNIi T-i, E F, S .T iNTERR PT
ADDRESSRE IN RQ3
TOHEGr : M1OV Ro,#34H
MOV AUR? P ~aCtE THE UPDAT.D 3 L BITS OF ACTiAl.. TIME IN THE





.IR-TT MCR-4q/!IPIT-41 MPIRO AnFMLER, . V2.0 PAGE 
V4AtRI.I F .WITlCH[GTT nEL.AY
1C Oc Rt. It.E SOl!CE S TATEMENT
0 A A 18 2r,0 INC1 RO · uPnATE THE 8 HIGl ITTS F JA. T IN RS'-i
0.p i0 221 TNC @RO
0OA R8 6 222 SKIPIN: MOV RO,,t2AH
(OAF .37 '3 PI. A
OOAF A0 , .4 AIln A4.RO
iOORn 7 225 cPI A PUT THE 8 .ltW BIT OF ACTULT - THE 8 LOCIW B8TS OF
nARI AA A22 MO z.A .rDESIRED TME N R2
xP.?.' RF,835 ,r7 MOV RO,3.9: PIFT !TE 8 HTGH ITS 11F ACTUP .TIME iT N 
i0084 FO 2 ,. MNV ARO:R0 ACJI INULATOR
(OaBI )000 ,9 MOV t RO,; CI.FR THE : HITGH PITS F ACTIiAl TIME TN Lt...r"TTI N
.:..8 ,P. THF CY CLF
OAR7 fP7 17 MOV RO,.?7H
(00R9 .7 ' 7
(i:OB 70 3 AD DC,O : H RIGiH 8 BITS Fr A(TAI. TIME - HJAi P, BITS OF D'EHTiRED
OOBrR 27 34 CPI. A ; TIME
OiORC F?.7D 2..'51 .IP7 TF! I NC ArT!JI.. TIME IS LESS THAN n.ESJRFDl TIFE
422l s A-TIqAtAL SPELED IS .F.WATFR THiAN DESTRED SPEE
r2.37 Z INCRE'.E THE TIMt DELAY
.. B.RF 94Gi5 ,*3 JN)7 rLc . FOR ANY OTHER NONZERO rItMB.R rECREASE THF TME
OOf:0 FA -9 MOV Ap, r DClAY
OOlC 96CI. , 4 !JNZ .1 D..OCR
OtI.C OAF4? 42. IMP FINIS
Oir5 R82¢4 242 DFLDCR: OV, R., 24H
.7 O 243 MOIV A, RO
lOrS 07 DE44 C A DECREMENT FROM THF ' iiO RITS ANDi PUT THE NEW VAI.!' TN
<!O". A0 245 MOV i@pA: LOCATiON ?4H
OxOCA ClE r44,7 J(6 .Z rIPgF IF A 0 RFSUi-TS ICREMENT FRAM TF HITGH -TS. T.;il
47 ; t REPRESENTS THE LOWEST TIME D,.ELA'R N 0 R .ESENTS
,4 THE HIGHEST TIME DE.AY
·FP. 04F 2 249 .MP FINlS
.f'F 18 ,2.50 rPoE: INC Rp
(OrF FO ,1 MOV A@R : EFCEMENT FROM THE 8 HIH BFTTS AND PIT THE NEW VUl.'F
OnO 07 2.52 nEC A: N IN tl OTTON 2.
rGODli C.IPA,4 2?3 ..17 LOWEST; It-IFSS F A ZFRn RFSULTR IN THE 8 HTIGH ITS
(0re3 .AO O4 .]V @R,.A
onnr4 (a4F? ;.5 .J.t FINTIS
OOP)A R234 , 6 I.L(Ot.I T: MOV RO,?4H : TN JH*TrH CASE THF DELAY T A, RAFADY A l.t1.i AS P-ST, £
.0rPS P001 ?i7 iOV W.R0,#l : iTHEN KEEP T TI3 WAY B8 PiTTING A 1, VAl E : ,,Tc .
OOlA i8 35 INC RO DE! AY RFIRTSTERS
OOnR RNOl 9 .V In @RO, t
0ln 04F2 2,l) JIMP FINTS
.nr ,.F R , DEL INr: MnOV RO.: !?24H
OOEI FO . 2 MnV A,0 R 'INCREMFNT THE I TO RI IfLTTON ?4H
OOF? 10 f Y. 0RO.....? I! . .. ..
fr..' !%.F7 A4 .17M MREfN I: IF - 7'Fh , THF HTIEST O:5: F Y.A: D A1 &CFMn TF
S"65 ~~~~: Ti' 1, THF I F:~T Pi'Tl- f 8 .;f-:E nNRFN hF
2' · :~ ~ .9 HiGH I :TTSG,- OPSc]2 -,Ft7 .,itP FINI
tn ?F 7,.8 IMORFTN: TNC. RC! Tc THF n HJ;IGH RBTT PRE ARL READY 0, T E' THE nE~i Ir
OOFR FO /9 MnV A.RO: ','; AIF At o-..s 
iF9 tFF 70o ,i7 HII.3FS : IF THEo H.TF-': RIT; ARF R I T  F, NOT0,TH T. Em iNFFNT THF -!1fiHl
n.E !NC 271 i Ro 1BTT E LY RE .STrS.
o0FC 04AF? *77 .MP FINTS
.OF 824 7': HT,EHFE: M1 RO,:It:.4H I F THF DFI.nY Tr R -. -, ,,, R 274 N R0i*...................... ITN ; -. Y-. -:.-.,T F1 TE ;' EE
0f0170 nOS0 274 M : TT D aT 'y P!RTji,%I ZERO  WT,4E ".T~- RTT D3AZi Y
THIS-IT M -4.ii/ljP-41 MACRO A.fMER7, V,:'
'VAR!t iF. 'wTCHTN E. AY
ilo% f,.. Sd RLDE STATEMENT
: .'.TSTER, Wr~",;' FR
NWV RO r494NI S
mnV A, RO; iT THEf 
nOV R!,A : TNTn RI
INC RO
MNV AIRO PItT THE 8
MOV R?,A: I[TO 
RETR
ON. BITS OF TIME riF AY TN I.OCATliiN 2414
..... H .. T. .F T ' t':~".A.T'gr ' 2I ..
.;FREf3: D.1;7 R.SERVER? . tE rREMENT TE .OW BIT; I TTF I N TlAY
IN7 ,'2.ERVE.3 t rECF..l.FMENT THE 8 HIGH BIT'S .F TIrf Or'E.{.LY
iN A R4
'RL A OE0H
.qllTt P,A T TlN OFF THE rl. PHAISF AND TIM.r ON THF NEFW PHASE
AM1. P,0DFI4H TUlRN iFF THE PROHITITTON OF n.AC TRFIJI.AT:'.
CL R A
MnV TA
STRT r: START THE TIMER FROM 0
MfV R0,435H; rLEAR THE R HIf H BRIT t ' ACTUAL
MNV RO, A FOR THE NEXT 4 PASfE CYrl.E
MOV ,R520: NYUMFR OF TIMER OVERFLOWS; EFORE
TIF TN L' TI.F:N4 3..
A R.,TART TS ENTERED






MOnD P7.A ENABLE NEXT PHA-EF TO TNFIT TO TNTERRFPT
MOV R4,4-1 I TF AN LNERPE-FFE OCfR.UR U. !RiW 10 RESTART ATTEMPTS
RL. P2,,Rxsr; TrISABLE THE MaTN FRO;iM TOi EXPANTFR






MNO R0,#?2Mj , PlT THE 8 LOW BITS OF THE rFTSIRFD TIME TV AL




INC RO : PT THF HICIH IT. iF TH IES-IRFD TF INT'R.AL .ri
MOiV R;,A: 4 'CC.R.fCTt:,F '-.:" ; iTN 1OfTiNJI NH
R5I P#W4K ' DJS~AR .E THF T P .sWITCTrH .O :,,,P,.FR















































































TTS.R-T T MICAi-4/ 'PT-41 MefO ASEMRLER, u3S. h PAE 7
'ARIAt F ':WTT:HTN D.EL AY
1U{. On.J I TNF 'OTJR!t" STATEMFiNT
0!'2F F:324 330 MOV RO, 24 H
01MA0 Fh .21 Mnv A,R0; PIIT THwF 3 1LOW BIT- OF Tli .. .nLjM H' T '. *i 24" 1
1t:1! A9 332 OV Rt.A I NTO RI
012? In A,' .. Ii Y 'l" F :34 Mn a A,@RO: PUT THF R HTGH RTT3; F TlE DELnAY ,N LCATICIN 25H
0!34 MO :'3~p.5V R, A ,; NTO R2
0.13 .83,9 337 1MOV IN, 42,H
0137 PO}i 33 MCOV @RO,#.IIH INITIALIZE TO START OF 4 PH-AC;E CYCLE
339
0139 R.qPO 240 M3f4 N.,#LCV DATA?W. 044 STORE TrE !O.CATTON ON TATNINi TH F A'DDRESS
141 :OF THE T'NTFRR:1PT T 'iUNTS F 4 P'H4''
342 n IN,7 R'!
3j45
0l2( ?Sd : '46 R.$ET: M1V A,P 0H T·lIRN OFF THF TRAPNSSTS , ENARLF T INPUT ITC1'
On1tE :9 :47 Tli PI,A : In EXPANEFR, AND ETdISA. E TE _LEO/t . ExP-NFAP
0l3- 3A 48 OtTL ,; R' ISBE THF f MAINt PROCiRAM I. EXPANfER
n0140 24.0 :, 49 ,FRE1: ,!NT H4REFt
0142 :364? 7) HRE: J TO HERF" : WAIT FOR TO T RE PRECSED
0t144 R?,' 8I O3V RO 9.0Hl
0146 OF 35 MOVuD A P7
0147 47 WP" A
0i 14 IN .A- .MOV , 
n 49 OE 3.51 M.,)t A, PA
014A 4A 35,F eL. A,R?
014R 40 n t7 MOY @ROI t P FUT THE FTEI 1ACl ALUE IN LOCATION X.H
0t4C 18 22 "C P'
. 4n on -', M OVD A,P$
tE14F 47 3AO AWAP A
AA9o f51C 36ti'2 .D A .P4
tJ nl 3; .... .rlr
01?5 kn A0 4 MOV ROP; FIT THE XMJ-I.1M Pri VALlU IN LOCATI1N1 2'1H
dOw"-7o 4h=J, : - '.t F',.-:: .JNT HERE3
1 VrL I .r4L5 ! HFRF4: .rl HERF4 ; WAIT FOR T TTn ARE FPRESSEI
q157 !t 37 I O: R
(059 OF 3O8 V40E) A,P7
01 59 47 . SWP A
j 1 5A4 .70 MCN R. i A
015R E 371 Mvn PA,P
AF 4 s'n CRL AR?
01 .n AO .iV MnV RO. A PUT THE MINThlMIM .AC: VAIUEIF N L l-TT ,N 22,
d 9F 8 : 74 INC RO
i01F nrl MrOV ^ P5
l:.0 47 37A S3AP A
O!IA .|^ ::: 77 MOV KP2,A
0 tr ; 72 0 J , AP4
601K 42 " C. AR R2
01.4 A0 -0 MOv RO,A PfUT THE ROTTOM Ar: VtiF JTN it:ATTI, 23',
-l5 v,. 4 :! HERFS: ,'~4TO FRF9v
')l A7 ',6.7 - ':-'? H-FRE.-F: .ITO HFFRF : 'AjT FR TO TO F PRE--FI
01A· '. I NC RO
.6A, op 4 MOVII A, P5
,2
TT.TR-TI M$r-42/UPT-41 MACrO























































































TINC A ADD i TO THE 8 LOW TNPIT BITS SO THAT AN ITNPUT 0 YTE!.L
,T.r SMAt.EST TIME fELAY






'INC A; At I TO THE H IGiH INp'lJT F'ITS THAT AN TNPUiT 0 TIFt.lr
2.E S.AIM,-F. TE ELAY
M'J RO.A : PUT THE 8 Tr-GH PITS OF INITIA. TE D[ELAY IN I.11.ATI
sHFRE7: ,JNTI HERE7






OR,. A,R2: PUT THE 8 tOW pBTS iF THF DESIRED TTME INTERVAi. FCI






AI. R ; PUT THE 8 IGH 1TS OF THE r7ESiRED TTME NTERIAt . FOR
ttOV ROA ; 4 tC.NSECJTIVE PHASES. IN 2,71
RFRE9: ,.NT HPE9




MOVn A,P.4 : PIJT THE NUIMBR F PHASFS THAT ARE T L"P5' 3ETWEEN
ORL t. ,,q2: E:VRY SET OF 4 CON-ECIUTIVF PHi43ES TAT T:S 1i.1c3. FOR
MOV RO A; S-.'EFT1n .MRRFTM ON IN .OCATTON 28H
MOV A4.#40H; : T11S PFTE INPUT UIT.H5J
IJt P1i :; aN!l .NARIE THE tfA"'I ! 1
MOV A, ; BTSAP., LE TE 2 MAXIMUM AC
MFiJ V PiA : AN. 13 ENAt.E THE 2 FIELD DraC
C:.R A T, MSARI.E! THE MIN T.M..IM
Mnvn P4.4 Anq 2 BOTTOM DAC ATIF',-
m v R). .0H
NOV P, ,.0 : MOtVE TPF 4 CW R TN 1.X
Movn Pi,,A: OUT TO THF FTIELD nAC
S4~aP A ; MnrvE THF 4 TfN 8rT rIN LT










TF:T:-IT p'._-4o/iPT-4 MRO AFr:RtIF V2) ; - 'AIF 9
-: ,.trl* , ~. . -.i,:_ _!.!~ .. . ... A Z 0- 3
, ,:-WrT74 nE! : w1
01 .... ii . . SOURCE STATEMENT






































MOV r, i3 t .OW4
NO ENABIE'I THE 2 MAXIMIIUM AC I ATlHESi




LW BPITS TN .LOCATIOiN 21H
MAX IU!M VAlJUF C .
HI(rH BRTS TN iOCATiOTN 2IH
MAXTIM VALUF OAC
DTSARLE THE 2 MAXt[IMi DAiC LA:TCHES
ENABLEt. THE 2 MINIMUM DAC LATCHFS
MOVE THE 4 LOW PITS N LOCATION .2H
'UT TO T E ITNINJ1M vALUE OAC
MOVE TH 4 H1:3 BITS TN LOCATION 21!1
OUT T 1. TMIlNIMUM VALUE Dfil
DITABI.E THE 2 MINIMUM fl AC L.ATHfFg,





Lnw RBTS IN L.CAlATiN 23,H
BOTTOM D1C
HI BH TS IN lItOCATTON 23H
BOTTOM riAC
DISA.BL THE ? BOTTOM i AC I ATCF.-F
DI;S4BLE THE .ED/DAr. TO EPANDER
ENABLE THE MN PROGRAM 0 EXPANDER
WAIT FOR T TO W PRESSED REFRF RE STARTN THE MOTORfi
A tLLOW P0.Y tO ATTEPTS TO START TE MOTOR
INITIAI.ZF Tf .T'-RT T 4 PHAS;E :FCYCLE.
s PIT THE ,NMBFR 3F PHA.SFS T FLAPF ,BETWEEFN EVERY
CT OF 4 CO.N"E.C!fTIVE PHASES tUSE FOR ';PIEE COlRRECTTIOi
IN THE ACCUMULA.TOR
UATA2 * STORE THE lfOCATIftJ CINTA NINGNI THE APPRESS
O F THF NTEiR(PT THAT C'J:'TS FOR 4 PH4ASE
: 2N R3
"ATAI1 : STORE THE lrCATIr N Pn1TAININ TF .FTrST
; TNTERRPT RS . IN R3
nMV RJ,38H 1 . 1.;F r IFr.:ATTfN 3",H AS THE UnORI.iN R'EISTER TO irEEP
Mmv fRO,4 TR4.K( ,F TE 1'iM,, OF HA.4.5E; .RE AITNItN FRF 4 , PFD
: COiNT IS ME
Mi3V A4014H
MO'n P.V A : -.LEFrT C';ES'EF ! NTERRUPT
IMOV R9, * . NIUMR O TER tRFItOWR RF.W  -E A RT:- T AT T.T$ ;.TEED?

















































































'.31-TT HM--48/PT-41. MArN A0S:-%3MPR FR. V.2 .
vRAF A;F rWITTCHING DqE lIY





















mKi) . , i
MV "A,4 "-.U
H uITCH ON TF FTFI. TRANSISTAIR lINTl'4 t. T FIELD
, I ,-T .- E v41J$ l T- .TN fl iY .r I... 4i'?
CECK FELD CURRENT i.EvEL
: CfrIR T ITH A ELYED PfFX












rS IR; NT PHASE." c H, R . -.P , as'EXT PuASr rWITC:H
MnOV ROP.24
MOV A.kR0; PUIT TfHE
MOV RI,A: INTO RI
INC RO
Mnv A.,sRO P!T THE
MOV R2, A: T n R2
q IW RBTT S flTTF iTME DELY Nh '1.t.TtiN ..
,, HIG1 RIJT F T El, ,IN r AAT-i N 2r
MOV A ,R6
MtlJ P7, XT , ASFN O T PT -u1?.N:TF :"I'
TU A. R7
Ot!TL P!, A TN OFF THFT FTF! j AND TRiN Cl THE r -F ' fT  r PH rSF
NO.:a s 0 P i N T F 1U 1 7- Rrrljlr; r M TU M ii - T ;- I-
MN Pf0,.s{ # : CEFA-R TUF : Ul;'H T-S OiF Af, .. T..,  T ! , ,:', FR
TiV tPR0,' A THE iF'"'T Y'Y'AI
E NJ I E Afi BE... TH FTFPX, N- R I!. 

































































1TS-I;1? t:!;T-l 1 i MAFrlO ,:!SEMBI.ER, V3" ,
V;.I:F4_E !r3TTHTNf PE! AY
I INF. :PItCrF STATEMFNT
WORKr 1: ,iNTO WORKI.?
MttiP WRiKL 1
IIREFTI: tv Rf 35H
INC R











t Rf, 350 .' INCR EMENT THE







MORL'F: iV RO.43H; tN/REMFNT THE
1N. R( ; IOCATION :'H
lJ4P NSTRT
WO)RK4: JTI C 4 A.,l2
J.TF MCRET4
.JIMP , RKL4
MnRET4: M. RiW ,H 3;5 INCREMENT HE
'.JN7 RM WORKI 4. z STR T.'[I T
NSTRT: TDrS T
STOP TCNT
fXTI_ P1,A; TIIRN OFF THE TR(




OVERTO: tMP HERFI1 
HAfNG?: MOV Rt.OW ATA?,
,iMP [,R., ! D
FNn






: OF TH F 
: DESI.RED
i00090:1200
HfH BITS .iF CTUI" TIM IN
D4TA3: STORE THE i.ORATION CfiNTAININj THE DrRE'S
; i THE INIERRPT RO!TINE TTgT CNNGES TIE
; PESTRF SP. IN ~R
8 HIGH IT.S F C:TZAL rIME IN
°. HIt.h PITS OF t TI,3. TIME TN
03 H C I '.H .. - .T .I ......
INCSTO CIR
T Hnf., STOP TtLL TI i" PReSlFi) AA;T 
TFN ! 27 r: 11it ItT^SLitr; T11 if iTNr-xt-;





HiFF:'7 4 1 " ; ,79





























































..r;.: RE 5. .,
r2:32 44:?$




_... . .. .j., .1
,,-"., : i ¢ !;'':
FFR8 d 7
· ., :., ..: .pnn
i. s : .. COR
ir;t,?a T -!R - '-,j ' r,E.- .
VgRTRii .t F C4IT-'r " r't '" r. Y. . .i 1: i
tiT S4; Kn FF
.-'er, , .r i









a ,;r'ilMr,f V P-CYMCi r- r
























,), -C '? '0 3
',RF-.T
AIT--.,°
, 'AT f j-
W- Fi , 
'
i, 1,
TsVr.'i-TT i'-4' /IJPT -41 MACRO A.:E,:,l ER, V,_0 PAGE t
NFPSTANT SPEDl VIA VARYI'G CURRE RNT
!L On o.! t. JI R 3TA. LC '"T
; PRfliRAM TO R TE MOTOR T A FTXEY .s;PEE r
INITIAI. T F TR ANlISATR . TI.i, RN, HN TUF FTFI 
3 ; CIIRNT IS AL7tOWDF TO RISE I!NTIL IT RFAC,4F-, A 4XM0I.!M I VFL
.DFTERMINED B THE MAXI!M VA UE FED IN ON THF ATA INPT u TCiES,-
. ; A RESTART WT. ALSO .IRECT FiTFD i'RRENT T TH-E A" Rl.AT IO
PHA. CURRENT WI! I In' EPT I ET WEEN T4E MAXIjM,'M iD MTit!MiM
7 : LEVE. 1 DETERMINED BY TH'qE MAXIMUM VAI tIE FED IN ON THE DlTA I.NPUT
TCHE-S, H 'IN i LEVELt. , ITS S.'- AT THALF I TMXirl IfM L¢l.,;0 .:3PEEb:, T E MT I NPM A S E,--,,
THE TTIME TNTER.VAL FOR 4 !,NSFC.TTVF PI4SESE AT T' DESRED FIXF
!O ":.3PE IS FED iN 3N t ,,, ,T " ,c .. .....
ii, : ACT¢'&t TTIE .T iTFRUAL - DESRFri TIME TNTFRVt4. IS PERRFRMED
1t27 FOnR 4 PHASES USIN, 2 GTTfR ARTFTiC. 'F T ! lF IT S
IS MPOTT'VF THN TE MOTOR IEED S T .-O 9 W) T IRRENT L' VE...
14 IS INT E'.D.., iF THE -SIUtT IS NEGATIVE, "tCN. THE tO1iTR SPE
15 r IS TOO FAST AND THE :FRENT IEVEL IS rEC.AE, AL S i FED IN
t,. . ON TiHE INJT DAITA SWWITtC'.S S TrE NUMBER OF P.HES. T HAT AR TO
17 El AFE BETWFN FVERY SET F 4 CONSEI.!TTIVE PHAF.SES THAT J. .,-Er!
;1 ; FOR SPEED cORfRECTION, EX .CIT. . IRR. TS Tn NOnFICATl DETCritrC 
19 OF THE NEXT PHASE WILL BE TRITGG-ERED BY ERO nO,-I.t-, iOF THE
; ;NSE WAVEFORMS GOlNT FROM NEGATIV TO POSITiVE P.ARITY,
,TO RN THE MTOR:
:1. nI P73 TO PO INDICATE THE MAXIMUM CRRENT L.EVE WITH P7
.-R A'3 T _A!HE A E - .. PA.C * 3 ON m9p5 TO P.0 INDCAT'E THE
.4 : NMIER F P1HASES THAT ARE TO E APE BETWEEN EVJFFRY SET OF 4
· . ~1 , 'm.2,'l%..%. m.Ne~e A T iI.F I. ............
"9~ r ON~t~l3E1J~,!! TTVE~:: _HI".E:3 THAT S USED F SPEED CORECTON
26 PRESS TO,
7? ; 2, ) ON P72 TO P4A INDICATF THE DETiRE! TiME INTERV'J4 WITH P7°
<8 AS rTHEF MS8 AND Pi40 i THE Lse:,B
9 ; PRES'S Tl.
30 3,) P RES..Sr To T R THE MfTR,
'i Yor .T: ... *TFM RESET
0,0 0408 : ? JMP RE,FT
6001 3 ORG 3
37 EXTTNT: T FTFERNAl TnTFRRUPT
ow000 F: MOV A, R3 JU.MP TO THE EXTERNt.. INTERRUPT ROUlTINE WHE . LOCATION
O,.4 .t. 9 iMpp A IS RTnOREri 4T THE ARESlR iN R3
0007 4! ORS1 7
42 TIIINT: TITMER TNTERRyPT
0 .7 3.5 ) f. TCNTr
0,]8 2~4 RETR
.9f . ,: .TA..: P. A . nAh T, ! PGA T ...R.
OO ,,A F HO ERE .;T Hf E Ii :r
,S011Z 3411 R4 .. T: . t H ,:, -TRN T F T TRaNS...I r.- - P! T,-,,r . ..f-, O
('!dOF!r 39 51 YPTR PIA ·N F jj-n ,-.
isC~ijF ~4 52 T~1T~~ t.cf.. .P :, ... : ..... THE MAIN PkNiARAM R FNPB-~F
00;!llF .-4%! 4 HERE2: ,rHiRF2: .,TIT FOR TO TO E PRES' rE
., ti'.s4
T...-I 4 ,-t4-81pT1 MAF.R f A:SEB . ER, VF .: . 0 PARF ";
f.NSTANT SPEFn vTA VARYINO CG.IRRfNT
.OC OP.k.. LI.'E ..- iR CE STATEI ENT
01!3 R3 05 MftV ROtI 420H
009! B20 . s MNOV RI, 3 .H
0o.7 (IF 57 MiVD a,P7
x0018l 47 8 SRWAP A
O Ft A AW 59 MOV AA
OOc(lF An M.vn 4A,.P6
ohtR 4A . Al 1ORL. A,,
(10!A A? V . ROF A; KEEP THE FIiNAL 14AXITiMUM V4fE IN t.C f.ATJON 20H
irn f4 A3 N1OV R1I.A '. EP THE UPIATFrn MAXIMUt'M VALU TrN L. TIN iN
,t01F 97 ,4 F R C DIVIDE THE MAXIM! VAIA.lE PY 
0OtF A7 65 RRC A TO O,3TAIN T HE MINIMUM VUE
0070O !8 Ab"' IC RO
0021i t9 47 INC RI
?O" AO . 4 nO ~Rn,: ;EEP THE ORIGINAL MtINIMUM VLUiE N .l.CATtN .H
a7' At! 9 OV @RIA KEEP TH ,,.,,ATED INI~UM VAiL.:F !N lliTTO. :,31,t
0074 ol0 70 MOVn AP5
0fi 47 71 .WAP A
00, AA 72 nOV R?.A
f0?7 (F 73 MovO ) g o
0i028 4A 74 .- A.R2
,oOIRo 75 I. RO PUT THE N.UIMER OF FLAP-'FI PHASER IN LCAPTTON 2?
oz2A .O 74 MOV ROI A
OdnR 4462P 77 HERF3: .NTI KES3i.02P 5f19 78 , ER4: JI ERE4 ,' 4 JAIT FrR T T E PRE'.:;
Or F OD 79 MOD AIP9
0030 47 Sn SWAP A
0 021 . AA l MOV 2,,S A
00 0C R2 MOVD A,i)
00.3 4iA 3 OR!. A, R2
F.34 19 84 INC RI , MtIF THE 8 OW BIT.e rF THE RESIED TIME TO ME.nMY
03.,i5 At 85 MIJ A i i.CATTON 
00rF-, O 8 CIOVD A P7
f',. l7 47 :7 3WAP A(' ).' R2: : .M0 A
039 (IF 89 VO AP6
OO.A 4A 90 ORL ,R2
':.:..9 9 I NC R MOVE THE 8 HICG! BITS F DESIRED TIME TO EFORY l.OClATtN
CO2, A' 9W MOV RI A
MOD krf93 HFRF5: .INTO HRE .
'$AP '-): 94 HF4RE: JTh HERFA WAIT FR Tn BEFORE RfN.I;3 THE M1OTOR
0()4fs D:F . >95 - N R4 -iV , A.LOW QiNLY I0 A TTEMPT T :TART THE MOITOFR
i004 RR2?4 A R TSTRT: MOV RO4- TNITI I S rl T O 4 _P1AF .C.Y ' r
r'45 RO3 1 Q7 MOV Rfl,. H
0F047 B, °93 9MOnv R3,#i 'LW ftATAI S-;TRE THE l .CATITFN CONTAT INItM: THE FTIRST 7,TFR,''T
99 i RE ,.(3.049 R? 1".,J rNrO -70 H OVtE THE .1MFR OS P -. SFS TO rL PSE FORE THE FIRST
0,45R. 0 l1ot 1MnV A,SR( ; 4 PH-ASE COUTS INTO R'
004. A 107? M.NOV r.2.A
'm4n 40 1i3 lMOV A, 40H ; PISO:D TF HF INPIT :WITCH TO FPANncR
04 3 104 RT Pi, : AND NAr!F THAN.;F I Ef:/ T Fr.. NFlR
.090 ?~30~F 1, NOV AO p FH 0 ; E NABLFE TE FLF; rAP. If at'r
,w,=.-, :D ! 1) MNOD P A ,AND T'"HE '2 MAXTMIlMl ACT '. ""'3
i 07 .. R-AFIE THE 2 MTNIIM
M03D P 4, A N Ps 2 ROTTOM AC. i.ATrF:.ES
,. FR?0,-") 19 nMV RO, 2 #(H
I -..,
T7TF-TT W""-.!';{~lPT-41 MPR AEMP.ER, ' C PAGE :
C.,lNTANT SPFn VIA VARYINO CURREdT
L,. AF. , kl L TI',N SOUIRF TTEMENT
o:07 FA Ito0 M.i A,RO MOVE THE NITI 4 N ITSI. rT
I F 11OD P,6A . TO THE FTErLD AND IA XIMU1M DACS
059 47 ii? WAP A ; MOVE T INTIAL 4 NAL-. STS "Ur
0Y'0A :-:F 11:) MOVf P7,A ' TO THE FIELD AND D MAXIMiM AS
.i. .7 114 C.R A ; SARI. TH1E '2 FTFil n
0051": .37, ;115 .MOVD P.A AND f2 MAXIM'M nAfC LATCHES
iOSDi ?3'0. i6& M'V A. #rH': ENALEL iT,- E 2 MINIMUM DAC LATCHES
05F 7. 117 MD P4,A
0,h01 Fn 119 MOV A,R ; IVE THE INlTIAL 4 .OW RITS .UT
0042f} ,,? 7E,, 1!20 MOV;)O P4.A ; T1O TE 'TM ..M DT.C
0,AC 47 1.21 SWAP A : MOV THF INITIAl. 4 HTiH BITS OUT
'io44 3F i?? M)VDO P7,1A TO T MINIMUM DAC
0"x)0,:i5 1.20? 3 N OU A,~OSH ' DTSALt.E THE 2 MT.N,ITMUM DAC LATC',,.S
0i47 3? t124 MOVI) P4,A ; AND i N-3! .E THE' 2 BOTTOM BAxC ,A'Trs
064, 27 125 I:.R A : MOVnE THE 4 HIGH PITS .OUT
'A0 3F . i'~ MnVD P7,A: T T TFHE .T jM VAUE T'DAC
O(:AA ,r2jA t 1 7 MOV A, F MOVE THE 4 LOW PFITS 0F!OT
.fl3 :. I?8 MOV P.A O; T THI ROTTAM VAIF.. fnA
.AQn) 27 t r.LR A· DISABL E THE 2 BOTOM BG LATCHS
00mE :3C : 0Ov 1 P4, A
100A6F 2.-:r 11 MI I /OV AP, OCOH T DIABLE THE LEDrfAC TO EXPANDER
l0071 39 12 OtjlT. P1,A 
hn72 2l 12 C.R ; ENABLE THE MAIN RO.RAM 1n EXPANDFR
00173 3 .A 134 OTL P2, A
0074 4.: t1.35 . M REST
137 :S!JROI.ITTINES
..71 ,"6r WATIT: nv A,i- ; WAITIrT WA'TS FOR TMER UNIT
.r37 .. . . .. ,ATTTI: .iN T,A WATTM WTTS FR .OF U.NITTS ;F TME
0179 55 140 STRTT TI ; CAL TO THAT TN 
f07 1A7E 141 WAITTF: JITF WTMR ; WATTF WAITS FOR TIMER FLAG
"0, 047A 147 JMP WATTTF
001Q7, ~= . i4, WTMR: STiP TNT
0 iSf ?2 144 RF'T
145.
144 ; FTv7'RNl. TEJRiPT ITROITNFS
147
0n05 FE 14.: ERV!'E: MOV A,RA
',: ,.4Fi 149 nRl. A, ugFl(
gOir3 :3: 150 FitITL PJP TIIRN OFF THE nLP PHAlSE AND Ti{RN ON THE :NE PA.SE
.t.,4 ,99n, F 1l .'aiNL Pl,O-l TR f! F TE'RN n PrtI1TITTN F 0:4''"tTr " ti f,-1
Ai , ?7 .' .'iR A
; . .I. .!
i-7 A? ' v T, A
O 99: 55 : Sf STRT T: TAT ' " TTMFR FPPM P
.f};'7 , % V . ,7 . ....R T NIH (
.(ir3P aF; iF7 A:O V :i.r'CA OF.n ACTUifll TiMF IN .-.- u
'.,Rr 14 1,5 MNV. R9F, i#2 MR; NMPiER i TIMER OVERFL S BRFF E A RF,'START : ; FNTrFIc
-:,r,,r~c cFc !,F ,I. 1A., ' IIPAI PT- PrA-E REFGSTFR'2 R7,IRt
",AI iV R7,A
00 47 IA? SWAP 
·3A091 ' RI RA
i').O~'7 F7 i64 RI. A
.1 '
TSIS-TT M-4.,_ JPI-i APC AS:,EMRt FP,. V, f)
flN 3rTANT 3lPFFTl vA V.',i LfJRRENT
PARE 4
SnI l P E STATEMENT
L-A A 1, .OF4
MOt R6.,A
MlOVTr P7 A; ENAF:t E NEXT FPA-SF T INPUT T TUR. J triPT




M ,7 l I~X ifO
-- 2 ;- STORE THE I.A.. TON C.NTA!NING .THEF AlR.'FSS F
THE fJNTF.RiUPT THT C"T'tS F-OR 4 PF; ' :F' ,=:
STOP TNT ; T~7P THF TIMFR TOU'NT
M.O' AR6.
ORM. A 4OF.)H
tI'T.. PI,.A; TAirURN OFF THE C11 PHAE AND TUR N THE NEWU PHASE
AUL Pl4,.tOFH TRN F'FF TE FPROfHII8ITION F D WE'il. ATItN
MNV A,T
MV R2,A PlUT THE TTIMER F.INT N R2
!.R A
MOV TA
STRT T ' ART T TIMER FRM 0
MVO R5, 20h ; fitLf ER OF TIMER 'WF!. S FFORE A RESTART TS ETFRED





O'V0 P7 A : E:NARF NUXT PHASE TO tRPrWT TO INTERRI PT




,MnV RO, A UPDATE POS.TTTN TNDEX N 4 PHAS'iE :Y,.F
*.: CIIRC...; HAVE COFMP!LE TI D A 4 PHAf. :.l.
.JI ST;RTCT JUIT TARTNGI A CYCL:EMO. '.';, : .iT,,.A IN T ', B~T OiF . T .... T; 
: 351.4 mNTATNJ THE S HICH F T;F; :. rTlFAr.T TIE
MOVt A,R?
ATnD 0,R0; 'P!.ATF TF o i LiW RTT. nOF ACTIIAL. TMF J *:-'414
OV l RO, A. .
.'NC ATFR
TINC RO




















































r Cr-T .-4R/fPr-4 MACR3. AiSFMR' ER. V,(h
.l3NsTANT PF.D VTA VIARY IN ' CIRRENT












AeR2 Pi T THF I.AW o 8BITS rF
@RO A ACTUML TIME TN 34H
RO~ 2t3H
i R2n I P' ' E TEP !PnAT; 3 LOW ITS OF
A,?RO; ACT M. TIF IN THE AIIJJl ATOR
SKIPIN
Ri ; UPDATE THE 3 HITHI BITS OF ACTUA T IN -35H
A
A,@RO
R2,A PUIT THE lOW r PITS OrF ACTUA TUIE - T.M LOW s BITS OF
DEIRED TIME IN R2
R0,)35H.1
Ml.V Af. CRO ' PFT THE , H!fH RITS OF ACTUA! TTMTE IN TH.E :iMLt AT.R
MNV R0O,f0 CLEAR THE 8 HIOH BITS OF IACfAL TIME N LL.NI




CPI. A H T
,jMP NP.~E
ORGS i0qI
.J.B7 CI RD.R ., ',B7 UR~iGR;





MrfV P2'?r H_, {
8 BIT CT ME -S TF . -SITRED TIME
ACT.!AL TME IS !.ES THAN TES!RED TF
;CTJAL '.:PFO IS TREATER THAN E FI.'rR)n t-Sr
DECRFAE6 TF L.{URRENT
FOR NY iOTHER Ni,ZERO , NMBER ICREASE t E,"'uRENT
M ftTVF THE NM.!MBER OF PA-S-, TO 5ELAP.E FR,-R T-RF
; NEXT 4 PHASE CUtI'NT INTO R2
M.nV ..3;LOJ DATAJ ; TF.'RE THE LIOCATTON CFNTAJNINf THE FcRST INTERR.iP
A: nRE.- IN R3
RFTR TF AfTIIi TIME = rESI'RRED TTiME, THFN ! ' "" ' 'TH , i:UFRNT li'tFCNl-.
ORL P2,.*q04 l Ir d LE TE "IO 1· .,PANR-,
ANL P1. 47FH; ENAB.E TIF IFirA 10 FX'rER
CLR As ,TB'D..PLcE THE FIELD ANn MAXTXMI DAC'. 14TI CH ': ;
MOn P5, A
rNOV A,#- . n,. .r1 _ THE RTT0iM 1Ar ' "', ...
Mnvn P4; , AND ENAF;L.E THE MINITMt rAC I, '.h'FS;
INC B. .NFAF THE r!tM C.tURRFNiT ..lUE .'Y - i. riA E!
plOU Ai PO
iNZ NOTHI
nOV RO,'-)FF iUNLFSS THF MA^v1M, r.,lr VAU I. RFAY 5' ""
V 4 RO : -'..
CIR Cr: DIVIDETF THE MA.YTIMUM "^'I lF RY 2'
RR' A nTl OBTAIN T.HE .1Ti'IM VAI'At.!F
T ; Rr
O V- r-),A P: ~IT THF T !HPrATED MITNMIII " 'UF iN i "F j TIFN 'H















































T'3-1I! . ....-41IPT-41 MAC-Rl A$.MB!.ER. 3.0
MiNSTANT PFE ITA ^ RYTNPG 'IRRENT
iSORCE STATFMZETi
SWAP A
MnVP. P7,P ; MOVE THE 4 iPnATFrD lHT-H BITS 3iiT TO TE MINIMt.,M PAC
lR A; DISABE THE ,? MIN.iMUM DAC LATCHES.F
MOnI) P4,4
MOV A. ,Ir3H NABI- E THE 2 MAXIMIUM DAC AT:E
MOVD F, A
Mv R ,OH
MniV A, RO ; MFrE THE SPDATED 4 L RITS OUT
MnVD P6, ,TO T MAXIM1U.M A
W;Ap n : MfVF: THE IPDATED 4 HIGH BITS FdiT
MOVD P7.,A Tn T-E MAXIMUM DAn
.LR A; DISABL.E TE ? MAXIMtM IAC I ATr:HFIS
MOD P5,A
t.. P,::H * DISTABL.E THE LED/C !O EXPANDRFR
AN. P2, 7FH ; ENAB E TlllE MATIN PFROilA In : XPANDER
MOV RO, #,H: .MqE THE N!ilMBER OF FPHASE TO FLAPSE BEFORE THE
I3V A.,PRO ·, NEXT 4 PA-:SE COUNT INTO R2
MOV R2. A
OV R3,L5 .DATA 1 ) ..I TFE THE lfOCATION CONTAININ THE FRST IrNT
ADDRESS IN 3
RETR
URI.tCR: ORL P2, 80H DISABE THE MAIN PROGRAM IO EXPANDER
AN! Ptl,7FH ENAB.E THE LEI/AC TO EXPAnDER
:LJR R A, D!SA.L.E THE FIELD ND MAXIMUM nPfC L ATCES
WND, ps. A
MOV A,O.CH DnISABLE THF BOTTOM DAC LATCHES





MOY ....A: A DECFAS.F THE MAXIMI.M CU-RENT VA...E BY I .KC LEVEL
CLR C: DIVIDE THE IPDATED MAXIMUM VA .UE BY 2
RRC A ; TO OBTAIN THE JUPDATE D TMNIMtM VALUE
MOV ROA; PIUT THEF 1IPDATEI MINIMM VJ Vl.NFF TIY " .rTIATiT '31tH
Mnv P,4 ; IMOVE THE UPAiTED 4 LOWi BItS lUT O ,E MINMjtl ! id..
'..1P A MOVE THE U:PDATED 4 HIGH iRTS
MOiD P7. A ; O' T T MTNIMIrM n04
Ct 2 A : I .SAFBLE TIE 2 MINIMUIM DlAC LATr:HES
MNOV A,f, , ENABtE THE 2 MAX TMUM -AC LATFCHES
IMOVD Ps,A
MOV R0, 130H
MOV ARO MOVE TIHIE ,,P.ATED 4 .rnw 9ITS
MlYID P6 A ; OnT TO THEF MAXIMU ! DrAI
SWAP A MtOVE THE I!PDATFD 4 H'TIH BITS
MnVD P7, A IOUT TO THF MAXY JMlM lA
PR A: DOISaBLE TUHIE 2 A4YIMU lAG LATP:ES
Mnvn PSa. 
ORL Pt. 01H: nO- Fr F THE T /,9l:I1 ,-,N.s
t:.i- P2.,7FH j FNABE THE MAIN p"R5'OAM TO EXFANnF'
M7V/ Ro. ?2'H M- VtlF THF !MA,qR OF PASES ) E WP l ReRF T ,-
-V A,. O : NIYT 4 PHAS' II.NT INTO 
Nnv ., '













































































T-otT Mf -4I/PI-41 MAC. A.ER'IF ER '3. 0
rn
'S 'TANT ' mF 'S V TA VRYITNGf llRRENT
PAIE 7
t'OURCE STATEMENT
A: PRRE'.-.$ iN R:3
RETR
,IV A-18 , START trAYFU FR 18 !NITTS
CA!.L WAiTTM
ORL. PI,lOH ; IwITCi ON THE FIELD TANSST OR UNTIL T:E FIELD
C; RRENT REACHF T'E VALUE . ETERMT"E) BY T FIELD DAC.




















Jm2P Ri t3V1 R7,4f8H
NOV R6, iIH
CNFTRM WTTH A En 4LYED F:HECK












AS IRR, FNT PHASE STH AS ET PHA5E ' SWITTCH
;STAGF i
m P.04H : E;i FrT IE: [ INTFRRi'PT
Mfiv P, 
MNV AR
Mofv P,A , ENAP.tF NFXT PHASE TNT TOPT  INTERRUPT
MOV A,R7
IRl. Ai FE0OH
O(iTli PIA , TURN I"tFF THF FTELD ANDi TIR-N : ' THE SEi FTE PH.!:E
LNt Pl, 4dFH "'..RN OFF THrN FtR.QIT I iF X i. T R;;E'.'; 1 ," "i.TTrON
F R A
(M1V TA
!iNV RF0, 3.H ; .FAR THF S FJI4H , T. i.F ' ll T TF T I " =" t 
.10 :l A. FiR T i FTR-'T Y ::E
STRT T START THE TIMER FROM 0
M13Oi R9,'.O ; [IBR OF TIMER O.tRFiOWi .F-FRORE A RESTAT r- ENTE-IED





































































































- iFt Y COIMPLETF,
































tJJO A. 40 .
























THF HTGH B. r. ITSF CTUAL TIZF N L.CATriTN
TnJRN OFF THE TRA4STSTI1R
AND FNAPI..F THE I ED/.'nC i0 EXPANEF
DISABILE THE MAIN PRIiRA~M T) -XPoNER
; UT THE ORGINAL M AXIPUIM ALUE TATED IN L OCAT.-.
:OH
;INTO r .LOATION :'ilH UONTATNIN3 THE UPDATED AXIIM
P UT THE O-RITINAL MINI4.t VAI.U!F ICNTAINED ITN LOC.ATION
INTO LOCATION 31H .ONTAINING THE .PnAT MItTNMUM
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CHAPTER 5 CONCLUDING REMARKS
The program titled CONSTANT SWITCHING DELAY using only
position feedback that allowed independent speed and current
level control ran the motor over a speed range going from 17.6 to
1625 R.P.M. Current level control would allow torque adjustment
for any constant load. Because this program has the greatest
speed stability and range, it would be the program of choice for
any known constant load since a lookup table giving time delays
for desired speeds can be easily constructed.
However, for a variable load situation, the program titled
VARIABLE SWITCHING DELAY using both position and velocity
feedback that allowed independent speed and current level control
would be the program of choice. Although the speed range only
extends from 100 to 1640 R.P.M. and the rate of time delay
updating must be properly adjusted for speed stability, velocity
feedback is necessary in a varying load situation. Current level
control would allow adjustment for the maximum necessary torque.
The program titled CONSTANT SPEED VIA VARYING CURRENT is of
little practical use because the speed range is very limited,
only extending from 1400 to 1710 R.P.M., and because speed and
current level cannot be independently controlled. It does,
however, have the advantage of minimizing power dissipation
during high speed operation. It would be interesting to see if
using 10 or 12 bit DACs rather than 8 bit DACs would
significantly extend the present narrow speed range.
A two phase on program could be written although this would
limit the upper limit of speed because in a one phase on scheme
1 48
speeds of nearly one chop per phase are obtained while in a two
phase on scheme the speed must be slow enough to allow sensing
windows of zero current for proper waveform detection.
Acceleration and deceleration profiles could be optimized
for different supply voltages, current levels, inertial loads,
and frictional loads. Since the air gap between the rotor and
stator varies from .003 to .010 inch in the motor used, 1 a more
precise motor might be necessary for this undertaking.
The 8 bit timer incremented only every 32 instruction cycles
or 43.5 microseconds, thereby limiting the resolution of the
phase duration counts. For time resolution less than 43.5
microseconds an external clock can be connected to the T1 input
and the counter operated in the event counter mode. Then, ALE
divided by 3 or more can serve as this external clock. This
would allow a time resolution of 3 instruction cycles or 4.1
microseconds, but a T1 pushbutton input would no longer be
possible. Interfacing with an external 16 or more bit timer
capable of incrementing with every instruction cycle would be the
best solution.
In the future an Intel 8749H, which is similar to the 8039
but has a 2K x 8 EPROM included on a single microcomputer chip,
could be used. Since the use of more than 2K of program memory
never proved necessary, a microcomputer system could be
constructed without using any address latch or external EPROM.
The use of microprocessors belonging to the Intel MCS-48
family, such as the 8039 or 8749H, has one major drawback. The
MCS-48 family is primarily designed for switching operations and
has a rather weak arithmetic capability. Members of the MCS-48
149
family have addition instructions but no subtraction,
multiplication, or division instructions. Implementation of
moderately complicated arithmetic algorithms in the time
available would require another type of processor with more
arithmetic capability, possibly one used as a slave processor to
a MCS-48 master processor. A 16 bit processor would eliminate
the need for 2 register arithmetic.
The waveform detection scheme has a major drawback; the
field coil must be placed in series with the phase coils. This
greatly reduces the maximum possible phase current slew rate and
hence increases the minimum possible phase chop duration. Thus,
faster speeds could be obtained in an optical detection scheme in
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